TheLeopardsH / RISC-V-5-stage-pipelined-in-verilog
RISC-V-5 stage pipelined in verilog
☆11Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for RISC-V-5-stage-pipelined-in-verilog
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- Architectural design of data router in verilog☆27Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- ☆16Updated 7 months ago
- ☆16Updated last year
- ☆15Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆32Updated 4 months ago
- opensource EDA tool flor VLSI design☆29Updated last year
- ☆12Updated 9 months ago
- ☆11Updated 4 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆11Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- ☆99Updated 10 months ago
- ☆13Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- ☆26Updated 7 months ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago
- ☆13Updated 8 months ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆53Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago
- SystemVerilog Tutorial☆114Updated 11 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆64Updated 2 years ago
- ☆36Updated 3 years ago
- ☆26Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆21Updated 3 years ago