A hardware MJPEG encoder and RTP transmitter
☆47Jan 15, 2020Updated 6 years ago
Alternatives and similar repositories for jpeg_open
Users that are interested in jpeg_open are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of JPEG Compression on an FPGA☆19May 10, 2017Updated 8 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆31Dec 25, 2023Updated 2 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆298Nov 21, 2020Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆38Oct 25, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- High throughput JPEG decoder in Verilog for FPGA☆267Mar 5, 2022Updated 4 years ago
- W7500 Library and Peripheral Examples☆14Sep 28, 2020Updated 5 years ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆318Sep 18, 2024Updated last year
- OFDM modem☆16Jul 17, 2014Updated 11 years ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆88Apr 25, 2017Updated 9 years ago
- Build an CCD camera for astrophotography☆15Oct 16, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- STM32F103C8T6_CUBEMX_TRUESTUDIO_XINPUT_JOYSTICK☆10Jun 5, 2017Updated 8 years ago
- xk265：HEVC/H.265 Video Encoder IP Core (RTL)☆273Apr 9, 2023Updated 3 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- A JPEG-LS plugin for the Python Pillow library☆16Dec 31, 2023Updated 2 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆44Dec 15, 2017Updated 8 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆56May 10, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs b…☆321May 16, 2021Updated 4 years ago
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆305Updated this week
- ☆26Aug 7, 2023Updated 2 years ago
- ☆37Jun 19, 2023Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- ☆14Aug 1, 2023Updated 2 years ago
- RTL8812CU/RTL8822CU Linux Driver FPV Mod with packet injection patch v5.15.8.5-3 20240412☆22Apr 13, 2026Updated 3 weeks ago
- ☆25Sep 12, 2021Updated 4 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Apr 1, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Apr 9, 2026Updated 3 weeks ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 5 years ago
- PyTorch codes for reproducing TIP 2019 paper "HyperReconNet: Joint Coded Aperture Optimization and Image Reconstruction for Compressive H…☆10Apr 13, 2022Updated 4 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 10 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- The official NaplesPU hardware code repository☆24Jul 27, 2019Updated 6 years ago