lulinchen / jpeg_openLinks
A hardware MJPEG encoder and RTP transmitter
☆43Updated 5 years ago
Alternatives and similar repositories for jpeg_open
Users that are interested in jpeg_open are comparing it to the libraries listed below
Sorting:
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆75Updated 2 years ago
- Simple mono FM Radio.☆48Updated 9 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 7 months ago
- USB 2.0 Device IP Core☆69Updated 8 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆76Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆74Updated last year
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- 【例程】国产高云FPGA 开发板及其工程☆36Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆74Updated last year
- FPGA Technology Exchange Group相关文件管理☆53Updated last month
- Video Stream Scaler☆40Updated 11 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆73Updated 3 years ago
- xk264:AVC/H.264 Video Encoder IP Core (RTL)☆45Updated 2 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆71Updated 5 years ago
- 通用IO测试工程,用于捡垃圾测试IO。与BSDL需要对引脚输入不同,该工程只需要确定时钟输入,然后自动向每个IO发送指定字符串,因此只需要将串口接入任意IO查看输出即可☆12Updated 2 months ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago
- ☆91Updated 8 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆136Updated last year
- High-performance FPGA-based JPEG codec accelerator☆13Updated 6 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- SEA-S7_gesture recognition☆17Updated 5 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- 8051 core☆107Updated 11 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆56Updated 2 years ago
- 一个FPGA核心板设计,体积小、低成本、易用、扩展性强。☆88Updated 2 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- turbo 8051☆29Updated 8 years ago