A hardware MJPEG encoder and RTP transmitter
☆49Jan 15, 2020Updated 6 years ago
Alternatives and similar repositories for jpeg_open
Users that are interested in jpeg_open are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of JPEG Compression on an FPGA☆19May 10, 2017Updated 9 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆32Dec 25, 2023Updated 2 years ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated 2 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆304Nov 21, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- HW JPEG decoder wrapper with AXI-4 DMA☆40Oct 25, 2020Updated 5 years ago
- Smart camera with OV 7670 and Zynq☆52May 17, 2022Updated 4 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- High throughput JPEG decoder in Verilog for FPGA☆281Mar 5, 2022Updated 4 years ago
- W7500 Library and Peripheral Examples☆14Sep 28, 2020Updated 6 years ago
- OFDM modem☆16Jul 17, 2014Updated 12 years ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆89Apr 25, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- a hardware task scheduler design☆10Sep 14, 2022Updated 4 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- IEEE 802.11 OFDM-based transceiver system☆49Dec 15, 2017Updated 8 years ago
- Simple pointcloud converter☆11Sep 11, 2018Updated 8 years ago
- STM32F103C8T6_CUBEMX_TRUESTUDIO_XINPUT_JOYSTICK☆10Jun 5, 2017Updated 9 years ago
- A JPEG-LS plugin for the Python Pillow library☆16Dec 31, 2023Updated 2 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- xk265：HEVC/H.265 Video Encoder IP Core (RTL)☆291Apr 9, 2023Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- DL4CV book☆10Sep 18, 2018Updated 8 years ago
- PyTorch codes for reproducing TIP 2019 paper "HyperReconNet: Joint Coded Aperture Optimization and Image Reconstruction for Compressive H…☆10Apr 13, 2022Updated 4 years ago
- ☆14Aug 27, 2020Updated 6 years ago
- ☆15Aug 1, 2023Updated 3 years ago
- ☆37Jun 19, 2023Updated 3 years ago
- Build an CCD camera for astrophotography☆15Oct 16, 2023Updated 2 years ago
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆339Oct 3, 2026Updated last week
- ☆17Dec 15, 2017Updated 8 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 11 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆33Mar 18, 2023Updated 3 years ago
- ☆11Aug 29, 2026Updated last month
- Matrix Multiplication in Hardware☆17Jun 3, 2020Updated 6 years ago
- SAT-based ATPG using TG-Pro model☆20Jun 5, 2018Updated 8 years ago
- ☆18Dec 18, 2019Updated 6 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆12Dec 20, 2013Updated 12 years ago