A hardware MJPEG encoder and RTP transmitter
☆49Jan 15, 2020Updated 6 years ago
Alternatives and similar repositories for jpeg_open
Users that are interested in jpeg_open are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of JPEG Compression on an FPGA☆19May 10, 2017Updated 9 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆31Dec 25, 2023Updated 2 years ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated 2 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆39Oct 25, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Smart camera with OV 7670 and Zynq☆52May 17, 2022Updated 4 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- High throughput JPEG decoder in Verilog for FPGA☆271Mar 5, 2022Updated 4 years ago
- W7500 Library and Peripheral Examples☆14Sep 28, 2020Updated 5 years ago
- OFDM modem☆16Jul 17, 2014Updated 11 years ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆88Apr 25, 2017Updated 9 years ago
- Video Stream Scaler☆42Jul 17, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Build an CCD camera for astrophotography☆15Oct 16, 2023Updated 2 years ago
- STM32F103C8T6_CUBEMX_TRUESTUDIO_XINPUT_JOYSTICK☆10Jun 5, 2017Updated 9 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- xk265：HEVC/H.265 Video Encoder IP Core (RTL)☆277Apr 9, 2023Updated 3 years ago
- open cv software isp study☆18Nov 9, 2020Updated 5 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆44Dec 15, 2017Updated 8 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆57May 10, 2021Updated 5 years ago
- A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs b…☆324May 16, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆37Jun 19, 2023Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- ☆15Aug 1, 2023Updated 2 years ago
- Libraries used in development of PCBs for the University of Calgary Solar Car Team☆10Mar 15, 2020Updated 6 years ago
- ☆25Sep 12, 2021Updated 4 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Apr 1, 2020Updated 6 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12May 12, 2026Updated last month
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 13 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Video converter based on Lattice CrossLink-NX☆21Dec 11, 2025Updated 6 months ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- ☆17Dec 18, 2019Updated 6 years ago
- An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器，用来进行无损图像压缩。☆107Sep 18, 2024Updated last year
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 6 years ago
- ☆18Jul 23, 2018Updated 7 years ago