A hardware MJPEG encoder and RTP transmitter
☆45Jan 15, 2020Updated 6 years ago
Alternatives and similar repositories for jpeg_open
Users that are interested in jpeg_open are comparing it to the libraries listed below
Sorting:
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- Implementation of JPEG Compression on an FPGA☆18May 10, 2017Updated 8 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆295Nov 21, 2020Updated 5 years ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated last year
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆29Dec 25, 2023Updated 2 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- W7500 Library and Peripheral Examples☆14Sep 28, 2020Updated 5 years ago
- High throughput JPEG decoder in Verilog for FPGA☆260Mar 5, 2022Updated 4 years ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- OFDM modem☆16Jul 17, 2014Updated 11 years ago
- Video Stream Scaler☆39Jul 17, 2014Updated 11 years ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆308Sep 18, 2024Updated last year
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- Smart camera with OV 7670 and Zynq☆48May 17, 2022Updated 3 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 10 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆33Aug 13, 2024Updated last year
- ☆25Sep 12, 2021Updated 4 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Feb 24, 2026Updated last week
- ☆25Jun 21, 2024Updated last year
- ☆25Aug 7, 2023Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated last month
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- The memory model was leveraged from micron.☆28Mar 24, 2018Updated 7 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Feb 16, 2022Updated 4 years ago
- ☆27May 11, 2021Updated 4 years ago
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 7 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆34Jun 22, 2024Updated last year
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- A scalable Eyeriss model in SystemC.☆33Jan 1, 2023Updated 3 years ago