lists of most popular repositories for most favoured programming languages (according to StackOverflow)
☆81Oct 9, 2020Updated 5 years ago
Alternatives and similar repositories for arl
Users that are interested in arl are comparing it to the libraries listed below
Sorting:
- ☆35Jun 9, 2022Updated 3 years ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 5 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Quad cluster of RISC-V cores with peripherals and local memory☆24Feb 3, 2022Updated 4 years ago
- ☆11May 24, 2019Updated 6 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- ☆17Dec 21, 2020Updated 5 years ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- ☆14May 15, 2023Updated 2 years ago
- ☆14Feb 24, 2025Updated last year
- Computational Storage Device based on the open source project OpenSSD.☆30Oct 25, 2020Updated 5 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31May 18, 2019Updated 6 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆102Aug 9, 2024Updated last year
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 6 years ago
- OpenISAC aims to be a versatile and high-performance open-source platform for real-time ISAC experimentation.☆34Updated this week
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- All thing about SDRPi☆19Mar 17, 2023Updated 2 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- ☆36Jun 19, 2023Updated 2 years ago
- ☆145Oct 3, 2020Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆117Nov 27, 2017Updated 8 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆20Jul 29, 2014Updated 11 years ago
- ☆18Sep 3, 2014Updated 11 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆18Mar 4, 2019Updated 6 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 5 years ago
- DisplayPort IP-core☆83Dec 17, 2025Updated 2 months ago
- Video and Image Processing☆40May 17, 2021Updated 4 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆21Nov 10, 2024Updated last year
- The RIFFA development repository☆866Jun 11, 2024Updated last year
- QSPI for SoC☆23Nov 8, 2019Updated 6 years ago
- spi memory controller☆22Jan 5, 2017Updated 9 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆78Jun 10, 2021Updated 4 years ago