Digilent/NexysVideo external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Digilent/NexysVideo

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Digilent/NexysVideo)

Close

Digilent / NexysVideoView on GitHubMore

• External links
• Readme badge

☆15Jul 25, 2017Updated 8 years ago

Alternatives and similar repositories for NexysVideo

Users that are interested in NexysVideo are comparing it to the libraries listed below

• Digilent / Nexys-Video-OLED

  View on GitHub
  ☆11Jul 16, 2020Updated 5 years ago
• subutai-attic / liquid-router

  View on GitHub
  The Subutai™ Router open hardware project sources.
  ☆15Oct 2, 2017Updated 8 years ago
• binfu1 / vivado-dma

  View on GitHub
  ☆10Oct 18, 2024Updated last year
• fpgadeveloper / ethernet-fmc-max-throughput

  View on GitHub
  Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput
  ☆12Mar 10, 2026Updated last week
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 7 years ago
• Architech-Silica / Designing-a-Custom-AXI-Master-using-BFMs

  View on GitHub
  A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models
  ☆35Mar 6, 2018Updated 8 years ago
• itzmeanjan / sha3

  View on GitHub
  Compile-time Evaluable SHA3 in C++: Permutation-based Cryptographic Hashing
  ☆16Mar 5, 2026Updated 2 weeks ago
• Cognoscan / VerilogCogs

  View on GitHub
  Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.
  ☆20Jun 7, 2015Updated 10 years ago
• KULeuven-COSIC / CryptoNightHaven-FPGA-miner

  View on GitHub
  Mining CryptoNight Haven on the Varium C1100
  ☆10Apr 1, 2022Updated 3 years ago
• controlpaths / blog

  View on GitHub
  Projects published on controlpaths.com and hackster.io
  ☆42Jul 18, 2022Updated 3 years ago
• TI-Bonn / vercolib_pcie

  View on GitHub
  VHDL PCIe Transceiver
  ☆32Jul 2, 2020Updated 5 years ago
• myriadrf / FreeSRP_GW

  View on GitHub
  The FPGA design for the FreeSRP's Artix 7 FPGA
  ☆26Apr 12, 2017Updated 8 years ago
• SquirrelsResearch / ethminer-sqrl

  View on GitHub
  SQRL Port of ethminer
  ☆11Feb 1, 2021Updated 5 years ago
• UCLA-VAST / hbmbench

  View on GitHub
  ☆24Dec 1, 2020Updated 5 years ago
• KULeuven-COSIC / COSO-TRNG

  View on GitHub
  Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.
  ☆13Nov 26, 2024Updated last year
• FMCHUB / FMC_SINGLE_LPC_BREAKOUT

  View on GitHub
  A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.
  ☆22Apr 24, 2019Updated 6 years ago
• JeffyCN / yocto-manifests

  View on GitHub
  Manifests for my rockchip yocto repo
  ☆11Dec 2, 2025Updated 3 months ago
• kevinrjones / SettingUpDuendeIdentityServerWithEntityFramework

  View on GitHub
  ☆12Apr 6, 2022Updated 3 years ago
• Xilinx / crosstool-ng

  View on GitHub
  Upstream crosstool-ng + xilinx branches
  ☆15Mar 23, 2014Updated 12 years ago
• f32c / fpgarduino

  View on GitHub
  FPGArduino binary
  ☆13Aug 5, 2019Updated 6 years ago
• pulp-platform / axi2apb

  View on GitHub
  ☆22Feb 22, 2020Updated 6 years ago
• Nexusoft / NexusMiner

  View on GitHub
  Nexus Miner for Hash channel with FPGA/GPU/CPU pool and solo.
  ☆12Dec 21, 2024Updated last year
• 1847123212 / RK3588_hdk

  View on GitHub
  RK3588_hdk quad A76 & quad A53
  ☆14Apr 12, 2022Updated 3 years ago
• matrix-io / matrix-creator-fpga

  View on GitHub
  Reference HDL code for the MATRIX Creator's Spartan 6 FPGA
  ☆28Jan 15, 2020Updated 6 years ago
• douban / douban-sqlstore

  View on GitHub
  Douban's MySQL lib.
  ☆31Feb 12, 2014Updated 12 years ago
• clach04 / bitbucket_tools

  View on GitHub
  random tools for dealing with bitbucket.org repos
  ☆12Jan 8, 2022Updated 4 years ago
• JoseIuri / UVM_Python

  View on GitHub
  This repository contains an example of the connection between an UVM Testbench and a Python reference model.
  ☆12Nov 6, 2019Updated 6 years ago
• JoseIuri / Simple_UVM

  View on GitHub
  Implements a simple UVM based testbench for a simple memory DUT.
  ☆13Oct 26, 2019Updated 6 years ago
• shaunclimbon / ethash

  View on GitHub
  ☆13Sep 25, 2019Updated 6 years ago
• cubieboard / linux-sdk-kernel-source

  View on GitHub
  linux-sdk-kernel-source for a10&a20
  ☆11Feb 24, 2018Updated 8 years ago
• flokrieger / OpenNTT

  View on GitHub
  ☆26Nov 14, 2025Updated 4 months ago
• ttrelle / mongodb-examples

  View on GitHub
  Example source for MongoDB / JavaScript snippets
  ☆27Mar 11, 2013Updated 13 years ago
• leonf08 / SMBUS_PMBUS-Stack-STM32F407

  View on GitHub
  Porting SMBUS/PMBUS Stack Middleware for STM32F407 MCU
  ☆11Jul 5, 2018Updated 7 years ago
• yegle / unp-code-in-python

  View on GitHub
  Unix Network Programming code in Python
  ☆15Jan 15, 2013Updated 13 years ago
• hellox-project / HelloX_STM32

  View on GitHub
  HelloX operating system for STM32 chipset
  ☆14Jan 18, 2015Updated 11 years ago
• subutai-attic / pars

  View on GitHub
  ☆31Apr 1, 2017Updated 8 years ago
• SanjayRai / PCIE_AXI_BRIDGE

  View on GitHub
  Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices
  ☆32Apr 25, 2016Updated 9 years ago
• Kumikomi / OpenReroc

  View on GitHub
  OpenReroc (Open source Reconfigurable robot component)
  ☆10Oct 17, 2016Updated 9 years ago