☆15Jul 25, 2017Updated 8 years ago
Alternatives and similar repositories for NexysVideo
Users that are interested in NexysVideo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Oct 23, 2020Updated 5 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 8 years ago
- ☆10Oct 18, 2024Updated last year
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Mar 10, 2026Updated last month
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- ☆14Nov 25, 2014Updated 11 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆17Apr 24, 2022Updated 3 years ago
- PoWx mission: Aiming at smaller energy per hash hardware.☆11Dec 18, 2021Updated 4 years ago
- Compile-time Evaluable SHA3 in C++: Permutation-based Cryptographic Hashing☆16Mar 22, 2026Updated 2 weeks ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Apr 1, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 3 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 8 years ago
- Ascon-Based Lightweight Cryptography Primitives for Constrained Devices: Authenticated Encryption, Hash, and Extendable Output Functions☆20Aug 15, 2025Updated 7 months ago
- SQRL Port of ethminer☆11Feb 1, 2021Updated 5 years ago
- VHDL PCIe Transceiver☆33Jul 2, 2020Updated 5 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Nov 26, 2024Updated last year
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆22Apr 24, 2019Updated 6 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Manifests for my rockchip yocto repo☆11Dec 2, 2025Updated 4 months ago
- ☆12Apr 6, 2022Updated 4 years ago
- Upstream crosstool-ng + xilinx branches☆15Mar 23, 2014Updated 12 years ago
- FPGArduino binary☆13Aug 5, 2019Updated 6 years ago
- Welcome to the GPU-FFT-Optimization repository! We present cutting-edge algorithms and implementations for optimizing the Fast Fourier Tr…☆21Dec 19, 2025Updated 3 months ago
- Nexus Miner for Hash channel with FPGA/GPU/CPU pool and solo.☆12Dec 21, 2024Updated last year
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Dec 24, 2020Updated 5 years ago
- RK3588_hdk quad A76 & quad A53☆14Apr 12, 2022Updated 3 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Douban's MySQL lib.☆31Feb 12, 2014Updated 12 years ago
- Build a Debian APT repository from packages on GitHub☆16Updated this week
- random tools for dealing with bitbucket.org repos☆12Jan 8, 2022Updated 4 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- 2023/12/22 电三 420 每周会议技术分享：「容器」的 slides 和附件☆10Dec 22, 2023Updated 2 years ago
- ☆13Sep 25, 2019Updated 6 years ago