Implement a bitonic sorting network on FPGA
☆50Nov 6, 2021Updated 4 years ago
Alternatives and similar repositories for SortingNetwork
Users that are interested in SortingNetwork are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆42Oct 4, 2024Updated 2 years ago
- Verilog implementation of Bubble Sorter and Odd Even Transposition Sorter.☆15Nov 22, 2015Updated 10 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆42Jan 12, 2016Updated 10 years ago
- ☆14Feb 19, 2021Updated 5 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 12 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- Core protocol to AXI bridge☆11Sep 30, 2019Updated 7 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器，可实现视频压缩。☆153Jan 26, 2024Updated 2 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆32Dec 25, 2023Updated 2 years ago
- AXI4 to SRAM Interface☆13May 2, 2022Updated 4 years ago
- White Rabbit HSR gateware development. Forked from OHWR☆10Jun 23, 2016Updated 10 years ago
- UC Berkeley CS150 Final Project: Face Tracking and Real-Time Ray Tracing implemented in a FPGA☆10May 3, 2013Updated 13 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆14Mar 14, 2026Updated 7 months ago
- TechNexion camera drivers for NVIDIA Jetson.☆12Sep 16, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementing a Pipelined FFT using Verilog (Learning Project)☆17Jul 1, 2024Updated 2 years ago
- ☆17Sep 6, 2024Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆37Aug 7, 2021Updated 5 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- ☆40May 11, 2021Updated 5 years ago
- ☆37Jun 19, 2023Updated 3 years ago
- ECE563 Final Project - FPGA based camera tracking☆18Dec 17, 2013Updated 12 years ago
- ☆12Nov 24, 2023Updated 2 years ago
- PolarDecoders implemented in Verilog. SC, SCL, CA-SCL and CA-PC-SCL are supported.☆10Sep 24, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The reference P4 software switch☆22Dec 30, 2025Updated 10 months ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- Robust CFAR detector based on censored harmonic averaging☆11Sep 1, 2023Updated 3 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆19Apr 13, 2022Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- ☆20Mar 18, 2022Updated 4 years ago
- kintex7 ov13850 fpga mipi camera☆22Dec 2, 2025Updated 11 months ago
- P4_16 reference compiler☆23Dec 30, 2025Updated 10 months ago
- My MSc Thesis: Low Latency Router Microarchitecture for Network-on-Chip Implemented on an FPGA☆13Jun 26, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A high-throughput, parameterized, parallel crc hardware implementation.☆12Jun 2, 2024Updated 2 years ago
- MATLAB Vision HDL☆16Jan 17, 2020Updated 6 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 3 years ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago