john9636 / SortingNetworkLinks
Implement a bitonic sorting network on FPGA
☆44Updated 3 years ago
Alternatives and similar repositories for SortingNetwork
Users that are interested in SortingNetwork are comparing it to the libraries listed below
Sorting:
- FFT generator using Chisel☆59Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- AXI总线连接器☆97Updated 5 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- AXI协议规范中文翻译版☆151Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- ☆52Updated 2 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- ☆36Updated 9 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- Some useful documents of Synopsys☆72Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆32Updated 8 months ago