john9636 / SortingNetwork
Implement a bitonic sorting network on FPGA
☆39Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for SortingNetwork
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆47Updated last year
- FFT generator using Chisel☆56Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆123Updated this week
- AXI总线连接器☆91Updated 4 years ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆69Updated 6 years ago
- AXI DMA 32 / 64 bits☆100Updated 10 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- Cortex M0 based SoC☆70Updated 3 years ago
- ☆36Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆69Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆31Updated 3 months ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- CPU Design Based on RISCV ISA☆78Updated 5 months ago
- ☆62Updated 3 months ago
- Step by step tutorial for building CortexM0 SoC☆36Updated 2 years ago
- AXI协议规范中文翻译版☆132Updated 2 years ago
- Some useful documents of Synopsys☆50Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆99Updated 2 years ago
- Pipeline FFT Implementation in Verilog HDL☆86Updated 5 years ago
- round robin arbiter☆68Updated 10 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆87Updated last year