john9636 / SortingNetworkLinks
Implement a bitonic sorting network on FPGA
☆46Updated 3 years ago
Alternatives and similar repositories for SortingNetwork
Users that are interested in SortingNetwork are comparing it to the libraries listed below
Sorting:
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆26Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- ☆64Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- FFT generator using Chisel☆62Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- round robin arbiter☆75Updated 11 years ago
- ☆37Updated 6 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- ☆69Updated 9 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- AXI总线连接器☆104Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- ☆37Updated 6 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆142Updated 2 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆120Updated 12 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago