akukulanski / ADC_Sigma_Delta_VHDLLinks
Sigma-Delta Analog to Digital Converter in FPGA (VHDL)
☆16Updated 7 years ago
Alternatives and similar repositories for ADC_Sigma_Delta_VHDL
Users that are interested in ADC_Sigma_Delta_VHDL are comparing it to the libraries listed below
Sorting:
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 9 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 7 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- ☆36Updated 8 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆27Updated 5 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Small footprint and configurable JESD204B core☆42Updated last week
- Control a MIPI Camera over I2C☆21Updated 4 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- A wishbone controlled PWM (audio) controller☆17Updated last year
- Wishbone controller for a MEMs microphone☆14Updated 5 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- ☆30Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆17Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- VHDL Modules☆24Updated 10 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated this week