iic-jku / iic-audiodac-v1Links
Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.
☆34Updated 3 years ago
Alternatives and similar repositories for iic-audiodac-v1
Users that are interested in iic-audiodac-v1 are comparing it to the libraries listed below
Sorting:
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆69Updated 5 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- ☆42Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated 2 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- ☆100Updated 2 weeks ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆115Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- ☆83Updated 2 years ago
- Solve one design problem each day for a month☆46Updated 2 years ago
- ☆84Updated 7 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆96Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆72Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆48Updated 4 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆73Updated 2 weeks ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆43Updated 5 months ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- Verilog digital signal processing components☆151Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆75Updated 4 years ago
- Learning to do things with the Skywater 130nm process☆84Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Open Analog Design Environment☆24Updated 2 years ago