iic-jku / iic-audiodac-v1
Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.
☆33Updated 3 years ago
Alternatives and similar repositories for iic-audiodac-v1
Users that are interested in iic-audiodac-v1 are comparing it to the libraries listed below
Sorting:
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆62Updated last month
- A 10bit SAR ADC in Sky130☆23Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated last week
- Solve one design problem each day for a month☆43Updated 2 years ago
- ☆79Updated 4 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆81Updated 8 months ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- ☆41Updated 3 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆28Updated 6 months ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- Open Analog Design Environment☆23Updated last year
- Skywaters 130nm Klayout PDK☆23Updated 3 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆31Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆68Updated 4 years ago
- Static Timing Analysis Full Course☆55Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Home of the open-source EDA course.☆38Updated 2 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 11 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆64Updated 2 weeks ago
- ☆11Updated 4 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆12Updated 2 years ago