JacoboJin / RISCV-on-PYNQ-Z2
This repo is to inplemente the riscv soc on the xilinx pynq-z2 board
☆10Updated 11 months ago
Related projects ⓘ
Alternatives and complementary repositories for RISCV-on-PYNQ-Z2
- This is a verilog implementation of 4x4 systolic array multiplier☆38Updated 4 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆34Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆13Updated 7 months ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆25Updated 4 years ago
- IC implementation of TPU☆86Updated 4 years ago
- ☆60Updated 5 years ago
- ☆26Updated 5 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆43Updated last year
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- PYNQ Composabe Overlays☆67Updated 4 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆28Updated 2 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆108Updated last year
- The Verilog source code for DRUM approximate multiplier.☆27Updated last year
- HLS implemented systolic array structure☆40Updated 7 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆35Updated 11 months ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆74Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- ☆64Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆71Updated last week
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆98Updated 4 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago