JacoboJin / RISCV-on-PYNQ-Z2Links
This repo is to inplemente the riscv soc on the xilinx pynq-z2 board
☆11Updated last year
Alternatives and similar repositories for RISCV-on-PYNQ-Z2
Users that are interested in RISCV-on-PYNQ-Z2 are comparing it to the libraries listed below
Sorting:
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆10Updated 6 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆129Updated 4 months ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆152Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆24Updated 7 years ago
- ☆65Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 11 months ago
- IC implementation of TPU☆127Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- Hardware implementation of HDR image producing algorithm☆16Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆58Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated this week
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- PYNQ Composabe Overlays☆73Updated last year
- ☆29Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆85Updated last month
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆57Updated 4 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 9 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆161Updated last month