JacoboJin / RISCV-on-PYNQ-Z2
This repo is to inplemente the riscv soc on the xilinx pynq-z2 board
☆11Updated last year
Alternatives and similar repositories for RISCV-on-PYNQ-Z2:
Users that are interested in RISCV-on-PYNQ-Z2 are comparing it to the libraries listed below
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆10Updated 4 months ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- ☆63Updated 6 years ago
- ☆31Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆62Updated 8 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆8Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- AI Chip project☆30Updated 3 years ago
- ☆42Updated this week
- This is a verilog implementation of 4x4 systolic array multiplier☆50Updated 4 years ago
- ☆45Updated 6 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated 10 months ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆30Updated 4 years ago
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- Template for project1 TPU☆18Updated 3 years ago
- Digital IC design and vlsi notes☆10Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆51Updated last year
- upgrade to e203 (a risc-v core)☆43Updated 4 years ago
- ☆27Updated 4 years ago