JacoboJin / RISCV-on-PYNQ-Z2Links
This repo is to inplemente the riscv soc on the xilinx pynq-z2 board
☆11Updated last year
Alternatives and similar repositories for RISCV-on-PYNQ-Z2
Users that are interested in RISCV-on-PYNQ-Z2 are comparing it to the libraries listed below
Sorting:
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆10Updated 7 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆55Updated 2 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆25Updated 7 years ago
- ☆65Updated 6 years ago
- ☆66Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆135Updated 5 months ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- A python project to automatically generate the UVM testbench document.☆20Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆152Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated 11 months ago
- Vector processor for RISC-V vector ISA☆122Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆65Updated 8 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- IC implementation of TPU☆128Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆87Updated 2 months ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆16Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆111Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated 2 weeks ago
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆64Updated last year
- BlackParrot on Zynq☆44Updated 5 months ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago