This repo is to inplemente the riscv soc on the xilinx pynq-z2 board
☆12Dec 6, 2023Updated 2 years ago
Alternatives and similar repositories for RISCV-on-PYNQ-Z2
Users that are interested in RISCV-on-PYNQ-Z2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆13Dec 26, 2024Updated last year
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆15Dec 29, 2022Updated 3 years ago
- ☆12Oct 22, 2023Updated 3 years ago
- ☆13Jan 24, 2026Updated 9 months ago
- 黃鐘揚老師的"系統晶片驗證"作業與專題(SoCV)☆11Jan 18, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 7 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆16Jul 9, 2020Updated 6 years ago
- RISC-V AI Accelerator SoC with innovative BitNet multiplier-free architecture. Features PicoRV32 CPU, dual AI accelerators (6.4 GOPS), an…☆13Jan 20, 2026Updated 9 months ago
- 最小和算法实现☆10Jul 12, 2020Updated 6 years ago
- ☆13Aug 24, 2026Updated 2 months ago
- ☆20Aug 22, 2022Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆39Oct 15, 2026Updated 2 weeks ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆30Jan 11, 2025Updated last year
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆18Jul 21, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- Declare & parse types / dataclasses / functions based on Python type annotations☆24Jul 29, 2026Updated 3 months ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Oct 2, 2026Updated 3 weeks ago
- ☆11Aug 11, 2025Updated last year
- B站抢票☆25Apr 25, 2024Updated 2 years ago
- Software generation for Bare-metal RISC-V + NVDLA SoC☆13Sep 5, 2025Updated last year
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- An RTL-level, Chipyard-compatible DRAM simulator model for high fidelity memory simulations.☆13Jan 4, 2026Updated 9 months ago
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Markdown to PPT☆29Mar 16, 2015Updated 11 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- Modular RISC-V implementation & SoC☆24Oct 21, 2026Updated last week
- Neural Network accelerator powered by MVUs and RISC-V.☆13Jul 21, 2024Updated 2 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- ☆15Apr 24, 2023Updated 3 years ago
- UVM Verification Environment for the CVFPU☆26Aug 27, 2026Updated 2 months ago
- APB Logic☆29Sep 24, 2026Updated last month
- IC-contest 2012~2024☆26Apr 30, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- Flip flop setup, hold & metastability explorer tool☆52Jul 12, 2026Updated 3 months ago
- ☆27Apr 3, 2026Updated 6 months ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago