JacoboJin / RISCV-on-PYNQ-Z2
This repo is to inplemente the riscv soc on the xilinx pynq-z2 board
☆11Updated last year
Alternatives and similar repositories for RISCV-on-PYNQ-Z2
Users that are interested in RISCV-on-PYNQ-Z2 are comparing it to the libraries listed below
Sorting:
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆10Updated 4 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆64Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆30Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆100Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆74Updated last year
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- upgrade to e203 (a risc-v core)☆43Updated 4 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆120Updated 2 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- General Purpose AXI Direct Memory Access☆49Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆24Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆33Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- IC implementation of TPU☆124Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated 11 months ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆41Updated last year
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆63Updated 9 months ago
- AXI Interconnect☆49Updated 3 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆118Updated 3 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago