Alternatives and similar repositories for adams-bridge

Users that are interested in adams-bridge are comparing it to the libraries listed below

• acmert / kyber-polmul-hw
  Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme
  ☆36Updated 3 years ago
• GMUCERG / Dilithium
  High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.
  ☆60Updated 2 years ago
• momalab / CoPHEE
  CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
  ☆33Updated last year
• xingyf14 / CRYSTALS-Kyber
  ☆59Updated 4 years ago
• pq-crypto / vpqc
  processor for post-quantum cryptography
  ☆16Updated 5 years ago
• mupq / pqriscv-vexriscv
  VexRiscv reference platforms for the pqriscv project
  ☆16Updated last year
• acmert / parametric-ntt
  Parametric NTT/INTT Hardware Generator
  ☆73Updated 4 years ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆110Updated this week
• florianhirner / proteus
  ☆20Updated last year
• kemalderya / pqc-param-ntt
  ☆24Updated 3 years ago
• xiang-rc / cfntt_ref
  ☆36Updated last year
• LoganBrist / C-Verilog_NTT_RNS_Polymultiplier
  ☆26Updated 4 years ago
• XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
  Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
  ☆19Updated 2 years ago
• chipsalliance / caliptra-ss
  HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.
  ☆29Updated this week
• ucb-bar / sha3
  ☆81Updated last year
• KULeuven-COSIC / HEAT
  Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)
  ☆61Updated 5 years ago
• hadipourh / CryptoHDL
  A list of VHDL codes implementing cryptographic algorithms
  ☆27Updated 3 years ago
• flokrieger / Aloha-HE
  ☆26Updated 2 weeks ago
• ascon / ascon-hardware-sca
  NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks
  ☆18Updated 2 years ago
• coruus / canright-aes-sboxes
  David Canright's tiny AES S-boxes
  ☆28Updated 11 years ago
• zero-day-labs / riscv-iopmp
  IOPMP IP
  ☆19Updated last month
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆56Updated last week
• raymondrc / FPGA-SM3-HASH
  Description of Chinese SM3 Hash algorithm with Verilog HDL
  ☆50Updated 7 years ago
• fatestudio / RSA4096_NEW
  ☆13Updated 10 years ago
• secworks / sha3
  FIPS 202 compliant SHA-3 core in Verilog
  ☆22Updated 4 years ago
• ascon / ascon-hardware
  NIST LWC Hardware Reference Implementation of Ascon v1.2
  ☆27Updated 2 years ago
• raymondrc / FPGA_SM4
  FPGA implementation of Chinese SM4 encryption algorithm.
  ☆55Updated 7 years ago
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆36Updated last month
• KULeuven-COSIC / NTRU_NTT_HW
  ☆24Updated 4 years ago
• rprimas / ascon-verilog
  Hardware Design of Ascon
  ☆24Updated last month