chipsalliance / adams-bridgeLinks
Post-Quantum Cryptography IP Core (Crystals-Dilithium)
☆33Updated this week
Alternatives and similar repositories for adams-bridge
Users that are interested in adams-bridge are comparing it to the libraries listed below
Sorting:
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆37Updated 3 years ago
- HW Design Collateral for Caliptra RoT IP☆103Updated this week
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆32Updated last year
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆60Updated 2 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆39Updated 5 years ago
- ☆81Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆55Updated last month
- processor for post-quantum cryptography☆16Updated 5 years ago
- ☆13Updated 10 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- SHA3 (KECCAK)☆19Updated 11 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- ☆59Updated 4 years ago
- Side-channel analysis setup for OpenTitan☆35Updated 2 weeks ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- ☆17Updated last year
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆50Updated 7 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Updated 2 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 10 months ago
- David Canright's tiny AES S-boxes☆28Updated 10 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆14Updated 10 months ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆55Updated 7 years ago
- Parametric NTT/INTT Hardware Generator☆73Updated 4 years ago
- ☆26Updated 2 months ago
- IOPMP IP☆19Updated 3 weeks ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆17Updated 2 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆25Updated last week
- ☆24Updated 3 years ago