chipsalliance / adams-bridge
Post-Quantum Cryptography IP Core (Crystals-Dilithium)
☆21Updated this week
Alternatives and similar repositories for adams-bridge:
Users that are interested in adams-bridge are comparing it to the libraries listed below
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆52Updated 2 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆33Updated 3 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 6 months ago
- Side-channel analysis setup for OpenTitan☆31Updated last month
- ☆22Updated 5 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆14Updated this week
- Verilog Hardware Design of Ascon☆22Updated last week
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- ☆14Updated last year
- Hardware implementation of Saber☆8Updated 4 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- ☆49Updated 4 years ago
- ☆13Updated 9 years ago
- David Canright's tiny AES S-boxes☆23Updated 10 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 4 months ago
- ☆33Updated 8 months ago
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated 3 weeks ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago
- A list of VHDL codes implementing cryptographic algorithms☆26Updated 3 years ago
- Defense/Attack PUF Library (DA PUF Library)☆49Updated 4 years ago
- ☆23Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆52Updated last week
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆60Updated 4 years ago
- ☆21Updated 9 months ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆18Updated 2 years ago
- HW Design Collateral for Caliptra RoT IP☆88Updated this week
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆15Updated 4 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago