chipsalliance / adams-bridgeLinks
Post-Quantum Cryptography IP Core (Crystals-Dilithium)
☆28Updated this week
Alternatives and similar repositories for adams-bridge
Users that are interested in adams-bridge are comparing it to the libraries listed below
Sorting:
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 8 months ago
- HW Design Collateral for Caliptra RoT IP☆96Updated this week
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆56Updated 2 years ago
- Side-channel analysis setup for OpenTitan☆34Updated 3 weeks ago
- processor for post-quantum cryptography☆16Updated 5 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆36Updated 3 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆22Updated this week
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- ☆15Updated last year
- ☆23Updated 5 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Hardware Design of Ascon☆23Updated this week
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆17Updated 2 years ago
- ☆35Updated 10 months ago
- ☆56Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- ☆13Updated 10 years ago
- SHA3 (KECCAK)☆19Updated 10 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆54Updated last month
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated 2 months ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 6 months ago
- ☆21Updated 11 months ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆40Updated last week
- ☆81Updated last year