Post-Quantum Cryptography IP Core (Crystals-Dilithium)
☆45Mar 3, 2026Updated this week
Alternatives and similar repositories for adams-bridge
Users that are interested in adams-bridge are comparing it to the libraries listed below
Sorting:
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆39Updated this week
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 2 years ago
- processor for post-quantum cryptography☆17Apr 17, 2020Updated 5 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Feb 27, 2026Updated last week
- ☆10Apr 13, 2020Updated 5 years ago
- Neural Network Accelerator Simulator☆12May 19, 2016Updated 9 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆78Nov 30, 2022Updated 3 years ago
- HW Design Collateral for Caliptra RoT IP☆133Updated this week
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- ☆25Feb 20, 2024Updated 2 years ago
- ☆64Mar 2, 2021Updated 5 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- ☆28Feb 26, 2023Updated 3 years ago
- ☆31May 31, 2023Updated 2 years ago
- An Automated Performance Optimization Framework for P4-Programmable SmartNICs☆28Nov 18, 2023Updated 2 years ago
- Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test☆144Updated this week
- ☆19Updated this week
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 7 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- The MIT Sanctum processor top-level project☆31Apr 7, 2020Updated 5 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 2 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆80Feb 27, 2024Updated 2 years ago
- ☆47Aug 21, 2024Updated last year
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆47Mar 1, 2026Updated last week
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Implementation of Lucas–Kanade optical flow in Matlab.☆10Aug 23, 2019Updated 6 years ago
- Alistair's fork of the Linux kernel source tree. Including sources for the mainline reMarkable 2 kernel development, sunxi patches and ot…☆11Feb 16, 2026Updated 3 weeks ago
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆28Updated this week
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 8 years ago
- This is program of recursive descent parser using Python programming language.☆10Jan 26, 2021Updated 5 years ago
- A guide on how to emulate an NVMe SPDM responder device with QEMU and Linux. Additionally, instructions on setting up and testing the (in…☆11Sep 3, 2024Updated last year
- Accelerator Zoo☆20Oct 14, 2025Updated 4 months ago