chipsalliance / adams-bridgeLinks
Post-Quantum Cryptography IP Core (Crystals-Dilithium)
☆28Updated this week
Alternatives and similar repositories for adams-bridge
Users that are interested in adams-bridge are comparing it to the libraries listed below
Sorting:
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 8 months ago
- HW Design Collateral for Caliptra RoT IP☆93Updated this week
- SHA3 (KECCAK)☆19Updated 10 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆54Updated 2 years ago
- Side-channel analysis setup for OpenTitan☆33Updated this week
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆19Updated this week
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆34Updated 3 years ago
- ☆13Updated 10 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 6 months ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆17Updated 2 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆53Updated last month
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- ☆14Updated last year
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- Verilog Hardware Design of Ascon☆22Updated last week
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated 2 months ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- David Canright's tiny AES S-boxes☆24Updated 10 years ago
- processor for post-quantum cryptography☆16Updated 5 years ago
- IOPMP IP☆18Updated 2 weeks ago
- Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…☆14Updated 2 years ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago