chipsalliance / adams-bridgeLinks
Post-Quantum Cryptography IP Core (Crystals-Dilithium)
☆43Updated this week
Alternatives and similar repositories for adams-bridge
Users that are interested in adams-bridge are comparing it to the libraries listed below
Sorting:
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆75Updated 3 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆40Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- processor for post-quantum cryptography☆17Updated 5 years ago
- HW Design Collateral for Caliptra RoT IP☆128Updated last week
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆36Updated last week
- ☆28Updated 5 months ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 4 years ago
- Parametric NTT/INTT Hardware Generator☆80Updated 4 years ago
- ☆59Updated 4 years ago
- ☆82Updated last year
- ☆27Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Updated 3 weeks ago
- ☆24Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Updated last year
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Updated 3 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆42Updated 6 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆16Updated last week
- ☆36Updated last year
- ☆26Updated 5 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆78Updated last month
- 4096bit RSA project, with verilog code, python test code, etc☆47Updated 6 years ago
- ☆13Updated 10 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 8 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- BlackParrot on Zynq☆48Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year