chipsalliance / adams-bridgeView external linksLinks
Post-Quantum Cryptography IP Core (Crystals-Dilithium)
☆44Updated this week
Alternatives and similar repositories for adams-bridge
Users that are interested in adams-bridge are comparing it to the libraries listed below
Sorting:
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆12Jun 9, 2023Updated 2 years ago
- processor for post-quantum cryptography☆17Apr 17, 2020Updated 5 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- ☆10Apr 13, 2020Updated 5 years ago
- Neural Network Accelerator Simulator☆12May 19, 2016Updated 9 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated last year
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆75Nov 30, 2022Updated 3 years ago
- HW Design Collateral for Caliptra RoT IP☆127Feb 6, 2026Updated last week
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 5 months ago
- ☆25Feb 20, 2024Updated last year
- ☆59Mar 2, 2021Updated 4 years ago
- ☆28Feb 26, 2023Updated 2 years ago
- Artifacts for the SCVP lecture☆11Nov 17, 2021Updated 4 years ago
- ☆31May 31, 2023Updated 2 years ago
- An Automated Performance Optimization Framework for P4-Programmable SmartNICs☆28Nov 18, 2023Updated 2 years ago
- Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test☆137Updated this week
- ☆19Jan 14, 2026Updated last month
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆24Jul 17, 2025Updated 6 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- The MIT Sanctum processor top-level project☆31Apr 7, 2020Updated 5 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated last month
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- ☆82Feb 27, 2024Updated last year
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago
- ☆47Aug 21, 2024Updated last year
- A collection of post-quantum cryptographic algorithms (and emerging standards) implemented in Rust.☆16Jul 18, 2025Updated 6 months ago
- This is program of recursive descent parser using Python programming language.☆10Jan 26, 2021Updated 5 years ago
- Accelerator Zoo☆19Oct 14, 2025Updated 4 months ago
- Nix flake for more up-to-date versions of EDA tools☆17Updated this week
- ☆12Aug 26, 2016Updated 9 years ago
- Alistair's fork of the Linux kernel source tree. Including sources for the mainline reMarkable 2 kernel development, sunxi patches and ot…☆11Feb 5, 2026Updated last week
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- ☆36Mar 6, 2019Updated 6 years ago
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago
- ☆16Jul 23, 2024Updated last year