MatchLib Connections Toolkit - example designs leveraging Connections
☆16Jan 6, 2026Updated last month
Alternatives and similar repositories for matchlib_toolkit
Users that are interested in matchlib_toolkit are comparing it to the libraries listed below
Sorting:
- ☆12Feb 20, 2026Updated last week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Jan 6, 2026Updated last month
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated last month
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 9 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 4 months ago
- Pulp virtual platform☆24Jul 16, 2025Updated 7 months ago
- some knowleage about SystemC/TLM etc.☆28Jun 8, 2023Updated 2 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- Configuration and Programs for activating IMU data on Emlid Reach☆11Feb 4, 2018Updated 8 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- E300 Development☆11Feb 1, 2024Updated 2 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- SQRL Port of ethminer☆11Feb 1, 2021Updated 5 years ago
- Display something on an analog oscilloscope☆11Oct 30, 2018Updated 7 years ago
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- ☆11Apr 22, 2024Updated last year
- ☆11Jul 20, 2018Updated 7 years ago
- simple 4-BIT CPU with 74-serials chip，origin by Kaoru Tonami in his book “How to build a CPU”☆14Oct 19, 2024Updated last year
- Tutorial files and code the EuroPython 2017 tutorial, "A Hands-On Approach to Tuning Python Applications for Performance".☆12Oct 6, 2017Updated 8 years ago
- PoWx mission: Aiming at smaller energy per hash hardware.☆11Dec 18, 2021Updated 4 years ago
- Works for Applied Deep Learning / Machine Learning and Having It Deep and Structured (2017 FALL) @ NTU☆11Aug 14, 2018Updated 7 years ago
- IPDBG☆13Aug 22, 2025Updated 6 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Feb 16, 2026Updated last week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 5 months ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- ☆13May 8, 2025Updated 9 months ago
- Firmware for mining Bitcoin blocks on the STM32F030F4P6. Moved to GitLab.☆10Nov 25, 2019Updated 6 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- Class in C++ for arduino using LTC6813 ADC (Battery Monitoring for FSAE competition)☆11Nov 4, 2020Updated 5 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago