hlslibs / matchlib_toolkitLinks
MatchLib Connections Toolkit - example designs leveraging Connections
☆16Updated 3 weeks ago
Alternatives and similar repositories for matchlib_toolkit
Users that are interested in matchlib_toolkit are comparing it to the libraries listed below
Sorting:
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 weeks ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated 3 weeks ago
- SpinalHDL-tutorial based on Jupyter Notebook☆47Updated last year
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated 2 years ago
- Modular Multi-ported SRAM-based Memory☆31Updated last year
- Chisel components for FPGA projects☆128Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Updated 10 years ago
- SpinalHDL Hardware Math Library☆94Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Updated last month
- Xilinx AXI VIP example of use☆43Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Updated 10 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆129Updated last week
- Python wrapper for verilator model☆92Updated last year
- An open-source UCIe implementation☆82Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated last month
- Public release☆58Updated 6 years ago
- SystemVerilog modules and classes commonly used for verification☆57Updated 3 weeks ago
- ☆71Updated 4 years ago
- BlackParrot on Zynq☆48Updated this week
- Simple single-port AXI memory interface☆49Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆37Updated 4 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- ☆66Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆148Updated 3 weeks ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆100Updated 7 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- Parameterized Booth Multiplier in Verilog 2001☆51Updated 3 years ago