hlslibs / matchlib_toolkitLinks
MatchLib Connections Toolkit - example designs leveraging Connections
☆12Updated last month
Alternatives and similar repositories for matchlib_toolkit
Users that are interested in matchlib_toolkit are comparing it to the libraries listed below
Sorting:
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆41Updated last month
- Algorithmic C Machine Learning Library☆25Updated 6 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆36Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- Logic synthesis and ABC based optimization☆49Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆101Updated this week
- SystemVerilog/Verilog support for vscode☆29Updated 2 months ago
- ☆15Updated 4 years ago
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- ☆47Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated last week
- Next generation CGRA generator☆112Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆31Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 5 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- ☆21Updated this week
- ☆65Updated 2 weeks ago
- Python wrapper for verilator model☆86Updated last year
- General Purpose AXI Direct Memory Access☆51Updated last year
- Simple single-port AXI memory interface☆41Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago