Alternatives and similar repositories for riscv-5stage-simulator:

Users that are interested in riscv-5stage-simulator are comparing it to the libraries listed below

• rustsbi / awesome-rustsbi
  A curated list of awesome things related to rustsbi
  ☆40Updated 2 years ago
• gz / autoperf
  Simplify the use of performance counters.
  ☆64Updated 3 years ago
• tock / elf2tab
  Tool to create Tock Application Bundles from ELF files.
  ☆16Updated last month
• Amanieu / mini-backtrace
  Backtrace support for Rust `no_std` and embedded programs.
  ☆48Updated last year
• rcore-os / aCore
  Asynchronous OS kernel written in Rust.
  ☆34Updated 4 years ago
• auxoncorp / bounded-registers
  Using Type-Level Programming in Rust to Make Safer Hardware Abstractions
  ☆52Updated 3 years ago
• pku-minic / first-step-rs
  Take your first step in writing a compiler. Implemented in Rust.
  ☆15Updated 2 years ago
• Harry-Chen / rust-mips
  Rust library for low-level abstraction of MIPS processors
  ☆31Updated 4 years ago
• jamesmunns / pellegrino
  An aimless attempt at building a PC from scratch, in a vaguely eurorack/modular synth style.
  ☆67Updated 2 years ago
• rcore-os / trapframe-rs
  Handle TrapFrame across kernel and user space on multiple ISAs.
  ☆33Updated 9 months ago
• rust-embedded / mutex-trait
  Low level API definition of a Mutex
  ☆25Updated 4 years ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆97Updated 5 months ago
• Amanieu / a-tale-of-binary-translation
  Simple RISC-V emulator presented at Rust Nation 2023
  ☆63Updated 2 years ago
• rust-osdev / uart_16550
  Minimal support for uart_16550 serial output.
  ☆36Updated 5 months ago
• iximeow / regmap
  memory-mapped registers for x86_64 systems
  ☆33Updated 3 years ago
• mark-i-m / os2
  x86_64 OS kernel with completely async userspace and single address space [WIP; but basic kernel functionality implemented]
  ☆31Updated 4 years ago
• HUST-OS / luojia-os-labs-v2
  洛佳的异步内核实验室，第二版
  ☆13Updated 3 years ago
• stephank / rvsim
  A RISC-V simulator implementing RV32G[C].
  ☆35Updated 2 years ago
• komora-io / pagetable
  wait-free 4-level 64-bit pagetable for contiguous low-contention concurrent metadata
  ☆36Updated 8 months ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆38Updated 5 months ago
• rcore-os / bitmap-allocator
  Free space bitmap allocator
  ☆11Updated 4 months ago
• ANLAB-KAIST / usnetd
  Memory-safe L4 Switch for Userspace Network Stacks
  ☆18Updated 4 years ago
• riscv-rust / e310x-hal
  Implementation of the `embedded-hal` traits for E310x microcontrollers
  ☆17Updated last year
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆64Updated last year
• oxidecomputer / tockilator
  Deducing Tock execution flows from Ibex Verilator traces
  ☆70Updated 2 years ago
• zdimension / parm_extended
  ☆52Updated 6 months ago
• woodruffw / mollusc
  Pure-Rust libraries for parsing, interpreting, and analyzing LLVM
  ☆80Updated last year
• teskje / dma-poc
  Experiments with safe DMA abstractions in Rust
  ☆18Updated 4 years ago
• rust-embedded / r0
  Initialization code ("crt0") written in Rust
  ☆70Updated 3 years ago
• rustsbi / xuantie
  Low level access to T-Head Xuantie RISC-V processors
  ☆33Updated 4 months ago