☆12Aug 12, 2022Updated 3 years ago
Alternatives and similar repositories for ooo-beta
Users that are interested in ooo-beta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A repository for FAQs regarding the 18240 class.☆10Jan 21, 2026Updated 3 months ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- TinyTapeout-02 submission repository☆29Mar 27, 2024Updated 2 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- ☆36Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This repo is for the Linkedin Learning course: Training Neural Networks in C++☆12Oct 24, 2023Updated 2 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Companion Material for the book: Building Embedded Systems - Programmable Hardware☆14Jun 6, 2016Updated 9 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- Complete tutorial code.☆23Apr 29, 2024Updated 2 years ago
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆23Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- something really useful: a party parrot over ssh☆58Nov 21, 2025Updated 5 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Heterogeneous Programming☆18Apr 24, 2023Updated 3 years ago
- ☆11Sep 25, 2021Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆17Jan 4, 2020Updated 6 years ago
- ☆15Jan 20, 2024Updated 2 years ago
- A vector processor implemented in Chisel