Floating-Point Optimized On-Device Learning Library for the PULP Platform.
☆42Mar 3, 2026Updated 2 weeks ago
Alternatives and similar repositories for pulp-trainlib
Users that are interested in pulp-trainlib are comparing it to the libraries listed below
Sorting:
- A library to train and deploy quantised Deep Neural Networks☆27Dec 18, 2024Updated last year
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- AI-powered Human-Drone Pose Estimation Aboard Ultra-low Power Autonomous Flying Nano-UAVs.☆18Feb 11, 2026Updated last month
- Driving Snax with MLIR☆20Updated this week
- ☆41Mar 5, 2024Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- ☆11Sep 3, 2022Updated 3 years ago
- Brainchip Akida Neuromorphic System-on-Chip examples and documentation.☆30Feb 20, 2026Updated last month
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆94Aug 4, 2025Updated 7 months ago
- NEural Minimizer for pytOrch☆47Jul 25, 2024Updated last year
- The EEMBC EnergyRunner application framework for the MLPerf Tiny benchmark.☆21Apr 16, 2023Updated 2 years ago
- GNU toolchain for PULP and RISC-V☆13Mar 15, 2025Updated last year
- Simple UVM environment for experimenting with Verilator.☆38Updated this week
- This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.☆18Jan 31, 2024Updated 2 years ago
- ☆20Mar 6, 2022Updated 4 years ago
- DNN Compiler for Heterogeneous SoCs☆63Updated this week
- This repository contains low-bit quantization papers from 2020 to 2025 on top conference.☆126Mar 5, 2026Updated 2 weeks ago
- Neuromorphic simulator with two modes of computation☆10Mar 4, 2026Updated 2 weeks ago
- SDK for Greenwaves Technologies' GAP8 IoT Application Processor☆151May 31, 2024Updated last year
- Pulp virtual platform☆24Jul 16, 2025Updated 8 months ago
- HW accelerator mapping optimization framework for in-memory computing☆28Jun 3, 2025Updated 9 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆23Jan 6, 2026Updated 2 months ago
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- All things related to cMIPS, a synthesizable VHDL model for the 5-stage pipeline, MIPS32r2 core.☆13Jun 8, 2019Updated 6 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago
- SNN implementation of the Fourier transform in neuromorphic hardware☆10Mar 7, 2022Updated 4 years ago
- RISC-V fast interrupt controller☆33Nov 20, 2025Updated 4 months ago
- Chameleon: A Multiplier-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Da…☆26Mar 5, 2026Updated 2 weeks ago
- DINC is a framework that efficiently plans and implements P4-based service partitions on multiple network devices.☆30Feb 10, 2026Updated last month
- Deep and online learning with spiking neural networks in Python for Graphcore IPU☆10Apr 8, 2023Updated 2 years ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- Beautiful Algorithms & Data Structures☆11Jan 23, 2019Updated 7 years ago
- UVM/systemverilog/verilog/python VIM IDE☆16Aug 21, 2013Updated 12 years ago
- ☆17Mar 29, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- ☆16Sep 27, 2023Updated 2 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated last month