pulp-platform / pulp-trainlibLinks
Floating-Point Optimized On-Device Learning Library for the PULP Platform.
☆35Updated 2 months ago
Alternatives and similar repositories for pulp-trainlib
Users that are interested in pulp-trainlib are comparing it to the libraries listed below
Sorting:
- DNN Compiler for Heterogeneous SoCs☆40Updated last week
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆82Updated 5 months ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 3 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆82Updated last month
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆85Updated last month
- A library to train and deploy quantised Deep Neural Networks☆24Updated 6 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- ☆30Updated 8 months ago
- ☆23Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- Machine-Learning Accelerator System Exploration Tools☆171Updated last month
- ☆60Updated 2 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆221Updated 3 months ago
- ☆82Updated last year
- A survey on Hardware Accelerated LLMs☆56Updated 6 months ago
- ☆37Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆151Updated last week
- ☆58Updated 5 years ago
- ☆24Updated 2 years ago
- PyTorch model to RTL flow for low latency inference☆128Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 6 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- ☆35Updated 3 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆147Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆80Updated 11 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆54Updated 3 months ago