pulp-platform / pulp-trainlib
Floating-Point Optimized On-Device Learning Library for the PULP Platform.
☆26Updated last week
Related projects ⓘ
Alternatives and complementary repositories for pulp-trainlib
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆62Updated last week
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆29Updated this week
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆64Updated 3 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆77Updated 7 months ago
- A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks☆36Updated last week
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆16Updated this week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆78Updated 3 months ago
- ☆76Updated last year
- ☆51Updated 9 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆80Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆108Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆55Updated 4 years ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Updated last year
- IC implementation of TPU☆86Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- Library of approximate arithmetic circuits☆49Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆27Updated 7 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆51Updated 2 years ago
- ☆32Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- Verilog implementation of Softmax function☆47Updated 2 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆12Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- PyTorch model to RTL flow for low latency inference☆121Updated 7 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 2 years ago