pulp-platform / pulp-trainlibLinks
Floating-Point Optimized On-Device Learning Library for the PULP Platform.
☆36Updated 3 weeks ago
Alternatives and similar repositories for pulp-trainlib
Users that are interested in pulp-trainlib are comparing it to the libraries listed below
Sorting:
- DNN Compiler for Heterogeneous SoCs☆44Updated 2 weeks ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆87Updated last month
- ☆63Updated 4 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- ☆32Updated this week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆86Updated 3 weeks ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 8 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated 11 months ago
- NeuraLUT-Assemble☆41Updated 3 weeks ago
- ☆48Updated 4 months ago
- A library to train and deploy quantised Deep Neural Networks☆25Updated 8 months ago
- A survey on Hardware Accelerated LLMs☆59Updated 8 months ago
- ☆73Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- A DSL for Systolic Arrays☆81Updated 6 years ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated this week
- Machine-Learning Accelerator System Exploration Tools☆175Updated 3 months ago
- ☆84Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated 3 weeks ago
- ☆23Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last month
- matrix-coprocessor for RISC-V☆19Updated 4 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆47Updated 6 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆40Updated this week
- FPGA based Vision Transformer accelerator (Harvard CS205)☆128Updated 7 months ago
- ☆60Updated 5 years ago