Floating-Point Optimized On-Device Learning Library for the PULP Platform.
☆43Mar 3, 2026Updated 6 months ago
Alternatives and similar repositories for pulp-trainlib
Users that are interested in pulp-trainlib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A library to train and deploy quantised Deep Neural Networks☆28Dec 18, 2024Updated last year
- Neural Engine, 16 input channels☆20Oct 31, 2022Updated 3 years ago
- AI-powered Human-Drone Pose Estimation Aboard Ultra-low Power Autonomous Flying Nano-UAVs.☆20Feb 11, 2026Updated 7 months ago
- ☆41Mar 5, 2024Updated 2 years ago
- ☆11Sep 3, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Brainchip Akida Neuromorphic System-on-Chip examples and documentation.☆35Aug 13, 2026Updated last month
- ☆19Apr 29, 2025Updated last year
- ☆37Updated this week
- NEural Minimizer for pytOrch☆47Jul 25, 2024Updated 2 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆95Aug 4, 2025Updated last year
- Driving Snax with MLIR☆25Apr 22, 2026Updated 4 months ago
- The EEMBC EnergyRunner application framework for the MLPerf Tiny benchmark.☆22Apr 16, 2023Updated 3 years ago
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- DNN Compiler for Heterogeneous SoCs☆76Aug 20, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.☆18Jan 31, 2024Updated 2 years ago
- SPI ELF bootloader for Xilinx Microblaze processors☆27Oct 17, 2017Updated 8 years ago
- SDK for Greenwaves Technologies' GAP8 IoT Application Processor☆153May 31, 2024Updated 2 years ago
- Neuromorphic simulator with two modes of computation☆16Mar 4, 2026Updated 6 months ago
- ☆20Mar 6, 2022Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 10 months ago
- Pulp virtual platform☆24Jul 16, 2025Updated last year
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆18Aug 2, 2019Updated 7 years ago
- DINC is a framework that efficiently plans and implements P4-based service partitions on multiple network devices.☆31Feb 10, 2026Updated 7 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SNN implementation of the Fourier transform in neuromorphic hardware☆10Mar 7, 2022Updated 4 years ago
- RISC-V fast interrupt controller☆35Aug 6, 2026Updated last month
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Aug 18, 2026Updated last month
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- ☆27Apr 17, 2026Updated 5 months ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- ☆27Jan 30, 2026Updated 7 months ago
- ☆128Sep 4, 2026Updated 2 weeks ago
- ☆100Oct 18, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆52Jul 11, 2025Updated last year
- UVM/systemverilog/verilog/python VIM IDE☆17Aug 21, 2013Updated 13 years ago
- Human Activity Recognition Using Convolutional Neural Network in Keras for SensorTile (STMicroelectronics)☆11Jul 16, 2019Updated 7 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆367Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆72Sep 9, 2026Updated last week
- HW accelerator mapping optimization framework for in-memory computing☆30Jun 3, 2025Updated last year
- ReducedLUT: Table Decomposition with "Don't Care" Conditions [FPGA'25]☆36Mar 30, 2025Updated last year