Alternatives and similar repositories for pulp-trainlib

Users that are interested in pulp-trainlib are comparing it to the libraries listed below

• pulp-platform / Deeploy
  DNN Compiler for Heterogeneous SoCs
  ☆52Updated last week
• MartaAndronic / NeuraLUT
  NeuraLUT-Assemble
  ☆41Updated 2 months ago
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆95Updated this week
• tum-ei-eda / muriscv-nn
  muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
  ☆87Updated 3 weeks ago
• VeriGOOD-ML / public
  ☆63Updated 5 months ago
• pulp-platform / dory
  A tool to deploy Deep Neural Networks on PULP-based SoC's
  ☆88Updated 2 months ago
• Xilinx / logicnets
  Train and deploy LUT-based neural networks on FPGAs
  ☆99Updated last year
• pulp-platform / ITA
  ☆53Updated 6 months ago
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆179Updated 3 weeks ago
• gvsoc / gvsoc
  ☆32Updated this week
• KULeuven-MICAS / stream
  Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
  ☆60Updated 3 months ago
• hossein1387 / BARVINN
  BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/
  ☆91Updated 9 months ago
• makslevental / openhls
  PyTorch model to RTL flow for low latency inference
  ☆130Updated last year
• KULeuven-MICAS / zigzag
  HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators
  ☆162Updated 2 months ago
• pulp-platform / quantlib
  A library to train and deploy quantised Deep Neural Networks
  ☆25Updated 10 months ago
• hngenc / systolic-array
  A DSL for Systolic Arrays
  ☆82Updated 6 years ago
• pulp-platform / redmule
  ☆80Updated last week
• bsc-loca / sauria
  SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…
  ☆61Updated last year
• pulp-platform / pulp-nn
  ☆85Updated 2 years ago
• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆48Updated 8 months ago
• UCLA-VAST / FlexCNN
  ☆72Updated 2 years ago
• tum-ei-eda / mlonmcu
  Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
  ☆34Updated last week
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆41Updated 7 years ago
• esl-epfl / OpenEdgeCGRA
  An Open-Hardware CGRA for accelerated computation on the edge.
  ☆35Updated last year
• pulp-platform / quadrilatero
  matrix-coprocessor for RISC-V
  ☆20Updated 6 months ago
• tenstorrent / whisper
  ☆59Updated last week
• maeri-project / FEATHER
  A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching
  ☆67Updated last month
• awai54st / Logic-Shrinkage
  ☆22Updated 3 years ago
• kachris / survey_HA_LLM
  A survey on Hardware Accelerated LLMs
  ☆59Updated 9 months ago
• IMPETUS-UdeS / rule4ml
  Resource Utilization and Latency Estimation for ML on FPGA.
  ☆15Updated last month