pulp-platform / pulp-trainlibLinks
Floating-Point Optimized On-Device Learning Library for the PULP Platform.
☆34Updated 3 weeks ago
Alternatives and similar repositories for pulp-trainlib
Users that are interested in pulp-trainlib are comparing it to the libraries listed below
Sorting:
- DNN Compiler for Heterogeneous SoCs☆39Updated last week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆79Updated last week
- A library to train and deploy quantised Deep Neural Networks☆24Updated 5 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 3 months ago
- ☆59Updated last month
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆32Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated this week
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆79Updated 2 weeks ago
- ☆81Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆56Updated 4 months ago
- ☆94Updated 11 months ago
- ☆58Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- ☆47Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks☆41Updated this week
- ☆35Updated 2 months ago
- A survey on Hardware Accelerated LLMs☆52Updated 4 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆150Updated 2 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- ☆23Updated 2 years ago
- This repository contains the results and code for the MLPerf™ Tiny Inference v0.7 benchmark.☆17Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- ☆71Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago