Alternatives and similar repositories for pulp-trainlib

Users that are interested in pulp-trainlib are comparing it to the libraries listed below

• pulp-platform / Deeploy
  DNN Compiler for Heterogeneous SoCs
  ☆39Updated last week
• tum-ei-eda / muriscv-nn
  muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
  ☆79Updated last week
• pulp-platform / quantlib
  A library to train and deploy quantised Deep Neural Networks
  ☆24Updated 5 months ago
• pulp-platform / dory
  A tool to deploy Deep Neural Networks on PULP-based SoC's
  ☆80Updated 3 months ago
• VeriGOOD-ML / public
  ☆59Updated last month
• MartaAndronic / NeuraLUT
  NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
  ☆32Updated 2 months ago
• KULeuven-MICAS / stream
  Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
  ☆53Updated last month
• MartaAndronic / PolyLUT
  PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…
  ☆53Updated last year
• tum-ei-eda / mlonmcu
  Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
  ☆34Updated this week
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆79Updated 2 weeks ago
• pulp-platform / pulp-nn
  ☆81Updated last year
• bsc-loca / sauria
  SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…
  ☆44Updated 8 months ago
• hguq / HG-PIPE
  FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.
  ☆56Updated 4 months ago
• Xilinx / logicnets
  ☆94Updated 11 months ago
• awai54st / LUTNet
  ☆58Updated 5 years ago
• actlab-genesys / GeneSys
  An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.
  ☆53Updated 2 months ago
• pulp-platform / ITA
  ☆47Updated last month
• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆46Updated 3 months ago
• eml-eda / plinio
  A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks
  ☆41Updated this week
• sharc-lab / FPGA_ECE8893
  ☆35Updated 2 months ago
• kachris / survey_HA_LLM
  A survey on Hardware Accelerated LLMs
  ☆52Updated 4 months ago
• KULeuven-MICAS / zigzag
  HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators
  ☆150Updated 2 months ago
• AlexMontgomerie / samo
  SAMO: Streaming Architecture Mapping Optimisation
  ☆33Updated last year
• awai54st / Logic-Shrinkage
  ☆23Updated 2 years ago
• mlcommons / tiny_results_v0.7
  This repository contains the results and code for the MLPerf™ Tiny Inference v0.7 benchmark.
  ☆17Updated 2 years ago
• AlexMontgomerie / fpgaconvnet-tutorial
  A collection of tutorials for the fpgaConvNet framework.
  ☆39Updated 8 months ago
• stellagarden / EE405-Advanced-Digital-Systems-Design
  Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator
  ☆10Updated last year
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆87Updated 2 years ago
• UCLA-VAST / FlexCNN
  ☆71Updated 2 years ago
• KULeuven-MICAS / DeFiNES
  A framework for fast exploration of the depth-first scheduling space for DNN accelerators
  ☆39Updated 2 years ago