pulp-platform / pulp-trainlib
Floating-Point Optimized On-Device Learning Library for the PULP Platform.
☆29Updated 2 months ago
Alternatives and similar repositories for pulp-trainlib:
Users that are interested in pulp-trainlib are comparing it to the libraries listed below
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆79Updated 10 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆69Updated 3 weeks ago
- A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks☆39Updated this week
- A library to train and deploy quantised Deep Neural Networks☆21Updated last month
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated 2 weeks ago
- DNN Compiler for Heterogeneous SoCs☆23Updated this week
- ☆78Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆126Updated this week
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆14Updated 2 years ago
- ☆34Updated 2 months ago
- ☆50Updated last week
- Efficient Neural Network Deployment on Heterogenous TinyML Platforms☆14Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆72Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆47Updated 2 weeks ago
- ☆34Updated 11 months ago
- A survey on Hardware Accelerated LLMs☆43Updated last month
- ☆83Updated 8 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆45Updated last year
- ☆56Updated 4 years ago
- ☆27Updated 3 months ago
- ☆53Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆38Updated 4 months ago
- Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS☆11Updated 2 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆81Updated 2 years ago
- Torch2Chip (MLSys, 2024)☆51Updated last week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆83Updated last year