eml-eda / messy
Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS
☆17Updated last month
Alternatives and similar repositories for messy
Users that are interested in messy are comparing it to the libraries listed below
Sorting:
- Efficient Decision tree Ensembles library for IoT edge nodes☆16Updated 3 months ago
- A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks☆41Updated last week
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆34Updated this week
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 3 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated 2 weeks ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆148Updated last month
- ☆56Updated last week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆78Updated 2 months ago
- DNN Compiler for Heterogeneous SoCs☆36Updated this week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆51Updated 2 months ago
- From Pytorch model to C++ for Vitis HLS☆15Updated last week
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆77Updated this week
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago
- A heterogeneous accelerator-centric compute cluster☆15Updated this week
- ☆44Updated last month
- Implementation of Microscaling data formats in SystemVerilog.☆18Updated 8 months ago
- Approximate layers - TensorFlow extension☆27Updated last month
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆142Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆51Updated last month
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- ☆40Updated 10 months ago
- Efficient Neural Network Deployment on Heterogenous TinyML Platforms☆14Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆33Updated 11 months ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆132Updated last year
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆52Updated last year
- A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.☆22Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆95Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago