eml-eda / messy
Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS: https://arxiv.org/abs/2404.01861
☆9Updated this week
Related projects: ⓘ
- Efficient Decision tree Ensembles libary for IoT edge nodes☆11Updated 2 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆99Updated last week
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆103Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆124Updated 2 weeks ago
- A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks☆31Updated this week
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆71Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆119Updated last month
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆115Updated 3 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆34Updated this week
- ☆38Updated last week
- RTL implementation of Flex-DPE.☆84Updated 4 years ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆11Updated last month
- Repository to host and maintain scale-sim-v2 code☆212Updated last week
- MICRO22 artifact evaluation for Sparseloop☆34Updated 2 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆27Updated last month
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆79Updated 2 weeks ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆92Updated 5 months ago
- Efficient Neural Network Deployment on Heterogenous TinyML Platforms☆13Updated 11 months ago
- ☆83Updated 4 years ago
- I will share some useful or interesting papers about neuromorphic processor☆14Updated last month
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆17Updated 11 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆74Updated 9 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆29Updated last year
- A co-design architecture on sparse attention☆41Updated 3 years ago
- Vitis HLS Library for FINN☆173Updated 3 months ago
- Hardware accelerator for convolutional neural networks☆23Updated 2 years ago
- tpu-systolic-array-weight-stationary☆17Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆50Updated 5 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆47Updated 2 weeks ago