eml-eda / messy
Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS: https://arxiv.org/abs/2404.01861
☆10Updated last month
Related projects ⓘ
Alternatives and complementary repositories for messy
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆112Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated last week
- A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks☆37Updated 3 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆112Updated last year
- Efficient Decision tree Ensembles libary for IoT edge nodes☆13Updated last month
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- ☆45Updated 2 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆126Updated 2 months ago
- ☆93Updated 4 years ago
- Open-source of MSD framework☆14Updated last year
- Vitis HLS Library for FINN☆181Updated last week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆118Updated 5 months ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆85Updated 2 months ago
- A collection of tutorials for the fpgaConvNet framework.☆32Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆30Updated last month
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆44Updated 9 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- ☆37Updated last year
- SDA: Low-Bit Stable Diffusion Acceleration on Edge FPGAs☆12Updated 5 months ago
- ☆24Updated 8 months ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆11Updated 10 months ago
- Verilog implementation of Softmax function☆48Updated 2 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆29Updated 3 months ago
- ☆83Updated 5 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆156Updated this week