eml-eda / messy
Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS
☆17Updated 2 weeks ago
Alternatives and similar repositories for messy:
Users that are interested in messy are comparing it to the libraries listed below
- Efficient Decision tree Ensembles libary for IoT edge nodes☆16Updated 2 months ago
- A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks☆41Updated last month
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆81Updated last month
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆31Updated 3 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆50Updated last month
- ☆57Updated 4 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆124Updated last year
- ☆54Updated this week
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated this week
- A collection of tutorials for the fpgaConvNet framework.☆40Updated 6 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆106Updated last month
- ☆11Updated 2 years ago
- A heterogeneous accelerator-centric compute cluster☆13Updated this week
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆50Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆76Updated last month
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 2 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆142Updated last month
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆25Updated last year
- Implementation of Microscaling data formats in SystemVerilog.☆16Updated 7 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆137Updated last month
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆23Updated last year
- Efficient Neural Network Deployment on Heterogenous TinyML Platforms☆14Updated last year
- Approximate layers - TensorFlow extension☆27Updated 11 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated 3 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆133Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated last week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆78Updated 8 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆29Updated 2 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago