eml-eda / messyLinks
Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS
☆20Updated 4 months ago
Alternatives and similar repositories for messy
Users that are interested in messy are comparing it to the libraries listed below
Sorting:
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆39Updated last month
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆92Updated 5 months ago
- Efficient Decision tree Ensembles library for IoT edge nodes☆16Updated 11 months ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆17Updated 3 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆176Updated this week
- NeuraLUT-Assemble☆46Updated 4 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- Machine-Learning Accelerator System Exploration Tools☆188Updated this week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 10 months ago
- Algorithmic C Machine Learning Library☆26Updated last week
- DNN Compiler for Heterogeneous SoCs☆59Updated last week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆90Updated 3 months ago
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- ☆82Updated 2 weeks ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆102Updated last week
- ☆12Updated 9 months ago
- ☆36Updated this week
- ☆35Updated 6 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆57Updated 5 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 2 months ago
- ☆61Updated 8 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Updated last year
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- ☆65Updated 8 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- ☆64Updated 5 years ago
- A library to train and deploy quantised Deep Neural Networks☆25Updated last year
- ☆86Updated 2 years ago