Alternatives and similar repositories for CROSSCON-Hypervisor

Users that are interested in CROSSCON-Hypervisor are comparing it to the libraries listed below

• ESCristiano / BUSted
  BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect
  ☆11Updated last year
• zero-day-labs / cheri-cva6
  ☆23Updated 6 months ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 10 months ago
• alfa-project / alfa-framework
  This is the main repository of the ALFA framework project! Jump here to start developping with ALFA.
  ☆17Updated 4 months ago
• bao-project / bao-demos
  A guide on how to build and use a set of Bao guest configurations for various platforms
  ☆46Updated 3 weeks ago
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆23Updated last year
• bao-project / bao-helloworld
  ☆12Updated 2 months ago
• riscvarchive / security
  RISC-V Security HC admin repo
  ☆18Updated 10 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆63Updated last week
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆73Updated this week
• riscv-admin / trusted-computing
  ☆23Updated 2 years ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆86Updated last year
• riscvarchive / riscv-tee
  ☆38Updated 3 years ago
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆21Updated this week
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆33Updated last week
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆62Updated 5 months ago
• antmicro / rowhammer-tester
  ☆71Updated 2 weeks ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆115Updated this week
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆42Updated last year
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆45Updated 9 months ago
• riscv-non-isa / iopmp-spec
  This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…
  ☆36Updated last week
• ninolomata / bao-cva6-guide
  ☆12Updated 2 years ago
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆59Updated last week
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 7 years ago
• zero-day-labs / riscv-iopmp
  IOPMP IP
  ☆21Updated 4 months ago
• avpatel / linux
  Linux kernel source tree
  ☆21Updated this week
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆125Updated 4 months ago
• riscv / riscv-aia
  ☆96Updated 2 months ago
• rivosinc / cove
  RISC-V Confidential VM Extension
  ☆13Updated 2 years ago
• IntelLabs / c3-simulator
  C3-Simulator is a Simics-based functional simulator for the X86 C3 processor, including library and kernel support for pointer and data e…
  ☆21Updated 7 months ago