alfa-project / alfa-frameworkLinks
This is the main repository of the ALFA framework project! Jump here to start developping with ALFA.
☆17Updated 5 months ago
Alternatives and similar repositories for alfa-framework
Users that are interested in alfa-framework are comparing it to the libraries listed below
Sorting:
- ☆24Updated 7 months ago
- A guide on how to build and use a set of Bao guest configurations for various platforms☆48Updated last week
- CROSSCON-Hypervisor, a Lightweight Hypervisor☆20Updated last month
- ☆12Updated 3 weeks ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 11 months ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Updated last year
- ☆12Updated 2 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆23Updated 2 years ago
- AIA IP compliant with the RISC-V AIA spec☆46Updated 10 months ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Updated this week
- ☆23Updated 2 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆37Updated this week
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆64Updated this week
- Tools for analyzing and browsing Tarmac instruction traces.☆79Updated last month
- ☆38Updated 3 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆42Updated 3 weeks ago
- RISC-V Security Model☆34Updated this week
- PLIC Specification☆150Updated 3 months ago
- Rocket Chip Generator☆13Updated 4 years ago
- RISC-V IOMMU Specification☆144Updated this week
- Linux kernel source tree☆21Updated 3 weeks ago
- RISC-V Confidential VM Extension☆13Updated 2 years ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 4 years ago
- Bao, a Lightweight Static Partitioning Hypervisor☆469Updated last week
- Risc-V hypervisor for TEE development☆125Updated 6 months ago
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆86Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆59Updated last week
- HW Design Collateral for Caliptra RoT IP☆120Updated last week
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Updated last month