Alternatives and similar repositories for alfa-framework

Users that are interested in alfa-framework are comparing it to the libraries listed below

• zero-day-labs / cheri-cva6
  ☆24Updated last month
• crosscon / CROSSCON-Hypervisor
  CROSSCON-Hypervisor, a Lightweight Hypervisor
  ☆21Updated last month
• bao-project / bao-helloworld
  ☆12Updated 2 months ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated last year
• ESCristiano / BUSted
  BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect
  ☆11Updated last year
• bao-project / bao-demos
  A guide on how to build and use a set of Bao guest configurations for various platforms
  ☆49Updated 2 weeks ago
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆23Updated 2 years ago
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆21Updated last month
• ninolomata / bao-cva6-guide
  ☆13Updated 2 years ago
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆46Updated last year
• riscv-admin / trusted-computing
  ☆23Updated 2 years ago
• hex-five / multizone-linux
  MultiZone® Security Enclave for Linux
  ☆19Updated 4 years ago
• josecm / rocket-chip
  Rocket Chip Generator
  ☆13Updated 4 years ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆87Updated 2 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆44Updated 2 months ago
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆60Updated 3 weeks ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆150Updated 2 weeks ago
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆79Updated 3 months ago
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 4 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆34Updated last month
• riscvarchive / riscv-tee
  ☆38Updated 3 years ago
• rivosinc / JumpStart
  Framework for writing tests for RISC-V CPU/SOC validation.
  ☆11Updated 2 weeks ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 7 years ago
• riscv-non-isa / iopmp-spec
  This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…
  ☆37Updated last week
• riscvarchive / security
  RISC-V Security HC admin repo
  ☆18Updated last year
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆146Updated last week
• quic / qbox
  Qbox
  ☆83Updated this week
• riscv-boom / boom-attacks
  Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)
  ☆68Updated 6 years ago
• avpatel / linux
  Linux kernel source tree
  ☆21Updated last week
• embecosm / mibench
  The MiBench testsuite, extended for use in general embedded environments
  ☆112Updated 13 years ago