Alternatives and similar repositories for cheri-specification:

Users that are interested in cheri-specification are comparing it to the libraries listed below

• riscv / riscv-memory-tagging
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆11Updated last week
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆57Updated this week
• hoseinyavarzadeh / Pathfinder_Attack
  Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor
  ☆16Updated 7 months ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆21Updated 4 years ago
• comsec-group / cellift-meta
  All the tools you need to reproduce the CellIFT paper experiments
  ☆18Updated last week
• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆60Updated 6 months ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆22Updated 4 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated this week
• Phantom1003 / QARMA64
  QARMA block cipher in C
  ☆26Updated 2 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆32Updated 2 weeks ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆77Updated last week
• uw-unsat / serval-sosp19
  This repo contains the artifact for our SOSP'19 paper on Serval
  ☆28Updated 5 years ago
• riscv-admin / uarch-side-channels
  ☆15Updated 2 months ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆50Updated this week
• bu-icsg / PHMon
  This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).
  ☆26Updated 4 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆57Updated 2 weeks ago
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆12Updated 5 months ago
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆24Updated 9 months ago
• vusec / inspectre-gadget
  InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets
  ☆48Updated 2 months ago
• uw-unsat / jitterbug
  Verification of BPF JIT compilers
  ☆54Updated last year
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆20Updated 2 years ago
• winter2020 / oo7
  oo7, a binary analysis tool to defend against Spectre vulnerabilities
  ☆32Updated 4 years ago
• vusec / tlbkit
  some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.
  ☆13Updated 5 years ago
• cispa / hammulator
  Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)
  ☆14Updated last year
• skmuduli92 / HyperFuzzer
  ☆15Updated 3 years ago
• rems-project / rmem
  rmem public repo
  ☆41Updated 6 months ago
• ARM-software / cca-rmm-acs
  Tests for verifying compliance of RMM implementations
  ☆16Updated last week
• kcfi / kcfi
  Control-Flow Integrity implementation for the Linux Kernel 3.19
  ☆20Updated 5 years ago
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆16Updated last month