Alternatives and similar repositories for cheri-specification

Users that are interested in cheri-specification are comparing it to the libraries listed below

• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆63Updated 2 weeks ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆34Updated last week
• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆64Updated last year
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆64Updated 6 months ago
• CTSRD-CHERI / cheri-exercises
  Learning exercises for CHERI
  ☆21Updated 5 months ago
• riscv / riscv-memory-tagging
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆26Updated this week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆93Updated this week
• sycuricon / MorFuzz
  Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation
  ☆46Updated 7 months ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆74Updated last month
• googleinterns / hw-fuzzing
  ☆87Updated 2 years ago
• compsec-snu / difuzz-rtl
  ☆100Updated last year
• OleksiiOleksenko / SpecFuzz
  A tool for detecting Spectre vulnerabilities through fuzzing
  ☆45Updated 4 years ago
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆137Updated last year
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆59Updated last week
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆23Updated 6 years ago
• riscv-admin / uarch-side-channels
  ☆16Updated last year
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆30Updated 5 months ago
• ekiwi / rfuzz
  rfuzz: coverage-directed fuzzing for RTL research platform
  ☆112Updated 3 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 7 years ago
• vusec / inspectre-gadget
  InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets
  ☆58Updated last month
• pietroborrello / constantine
  Constantine is a compiler-based system to automatically harden programs against microarchitectural side channels
  ☆82Updated last month
• flowyroll / uarchsec
  ☆47Updated 7 years ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆23Updated 5 years ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆23Updated 5 years ago
• IntelLabs / PreSiFuzz
  Pre-Silicon Hardware Fuzzing Toolkit
  ☆60Updated 4 months ago
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆25Updated last year
• microsoft / sca-fuzzer
  Revizor - Hardware fuzzing for the age of speculation
  ☆168Updated last week
• isec-tugraz / Donky
  ☆15Updated 4 years ago
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆38Updated 3 years ago