CTSRD-CHERI / cheri-specification
CHERI ISA Specification
☆24Updated 8 months ago
Alternatives and similar repositories for cheri-specification:
Users that are interested in cheri-specification are comparing it to the libraries listed below
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆13Updated 2 weeks ago
- QEMU with support for CHERI☆58Updated 2 weeks ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆15Updated 8 months ago
- QARMA block cipher in C☆27Updated 2 years ago
- ☆12Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆18Updated last month
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆14Updated last year
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆23Updated last year
- RISC-V Security Model☆30Updated this week
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆59Updated 7 months ago
- A tool to enable fuzzing for Spectre vulnerabilities☆30Updated 5 years ago
- Control-Flow Integrity implementation for the Linux Kernel 3.19☆20Updated 5 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 5 years ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆20Updated last year
- ☆16Updated 4 months ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆38Updated 3 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆27Updated last year
- ☆16Updated 2 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆35Updated 2 years ago
- Proof-of-concept for the GhostWrite CPU bug.☆106Updated 7 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- ☆19Updated 2 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆86Updated last month
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- A collection of C/C++ programs and Python scripts to be used in conjunction with Intel Software Development Emulator (Intel SDE, availabl…☆38Updated 3 months ago
- Code repository for Coppelia tool☆22Updated 4 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated 11 months ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆13Updated 5 years ago