Alternatives and similar repositories for cheri-specification

Users that are interested in cheri-specification are comparing it to the libraries listed below

• CTSRD-CHERI / cheri-exercises
  Learning exercises for CHERI
  ☆21Updated 7 months ago
• flowyroll / uarchsec
  ☆48Updated 7 years ago
• tudinfse / SpecFuzz
  A tool to enable fuzzing for Spectre vulnerabilities
  ☆31Updated 5 years ago
• OleksiiOleksenko / SpecFuzz
  A tool for detecting Spectre vulnerabilities through fuzzing
  ☆46Updated 4 years ago
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆65Updated 7 months ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆63Updated 3 weeks ago
• hw-sw-contracts / revizor
  Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs
  ☆41Updated 3 years ago
• sycuricon / MorFuzz
  Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation
  ☆49Updated 9 months ago
• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆64Updated last year
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆34Updated last month
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆138Updated last year
• vusec / kasper
  Kasper: Scanning for Generalized Transient Execution Gadgets in the Linux Kernel
  ☆58Updated last year
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆38Updated 3 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆77Updated 2 months ago
• compsec-snu / difuzz-rtl
  ☆101Updated last year
• winter2020 / oo7
  oo7, a binary analysis tool to defend against Spectre vulnerabilities
  ☆34Updated 5 years ago
• riscv-admin / uarch-side-channels
  ☆16Updated last year
• vusec / inspectre-gadget
  InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets
  ☆59Updated 3 weeks ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆23Updated 5 years ago
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆20Updated 3 years ago
• comsec-group / cellift-meta
  All the tools you need to reproduce the CellIFT paper experiments
  ☆23Updated 11 months ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆23Updated 6 years ago
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆26Updated last year
• vusec / tlbkit
  some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.
  ☆15Updated 6 years ago
• comsec-group / vmscape
  Artefacts for: "VMScape: Exposing and Exploiting Incomplete Branch Predictor Isolation in Cloud Environments"
  ☆34Updated 3 months ago
• pietroborrello / constantine
  Constantine is a compiler-based system to automatically harden programs against microarchitectural side channels
  ☆82Updated 2 months ago
• cispa / GhostWrite
  Proof-of-concept for the GhostWrite CPU bug.
  ☆118Updated last year
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆95Updated last week
• ibm-research / speculator
  Tool to Analyze Speculative Execution Attacks and Mitigations
  ☆56Updated 4 years ago