Alternatives and similar repositories for iopmp

Users that are interested in iopmp are comparing it to the libraries listed below

• riscv-admin / trusted-computing
  ☆22Updated last year
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆56Updated 2 weeks ago
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆18Updated 4 months ago
• riscvarchive / riscv-tee
  ☆38Updated 2 years ago
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆16Updated 2 weeks ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆67Updated 2 months ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 3 months ago
• riscv-admin / uarch-side-channels
  ☆16Updated 6 months ago
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆20Updated last year
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆28Updated 5 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• jasonyu1996 / elasticlave
  ☆23Updated 2 months ago
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆18Updated last month
• TwinVisor / twinvisor-prototype
  ☆21Updated 2 years ago
• Compass-All / Raft
  Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V
  ☆10Updated last year
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated 3 weeks ago
• michaeljclark / rv8-bench
  rv8 benchmark suite
  ☆20Updated 4 years ago
• sectrs-acai / acai
  Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)
  ☆26Updated last year
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆25Updated 8 months ago
• TF-RMM / tf-rmm
  Reference implementation of Arm-CCA RMM specification
  ☆52Updated this week
• CTSRD-CHERI / Test-Suite-Transient-Execution
  Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly
  ☆15Updated 3 years ago
• Penglai-Enclave / Penglai-Enclave
  This is the main repo for Penglai.
  ☆69Updated last year
• efeslab / dolma
  ☆12Updated 4 years ago
• Penglai-Enclave / Penglai-Enclave-TVM
  The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).
  ☆39Updated last year
• ccc-spdm-tools / spdm-rs
  A rust implementation for DMTF SPDM protocol to support Confidential Computing
  ☆32Updated last week
• Compass-All / SHELTER
  ☆34Updated last year
• zero-day-labs / cheri-cva6
  ☆21Updated last month
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆52Updated this week
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆116Updated 2 weeks ago
• bao-project / bao-helloworld
  ☆10Updated 3 months ago