MiSTer-devel / EDSAC_MiSTer

FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope
11Updated 3 years ago

Related projects

Alternatives and complementary repositories for EDSAC_MiSTer