AmeerAbdelhadi / Switched-Multiported-RAMLinks
Switched SRAM-based Multi-ported RAM
☆16Updated 7 months ago
Alternatives and similar repositories for Switched-Multiported-RAM
Users that are interested in Switched-Multiported-RAM are comparing it to the libraries listed below
Sorting:
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated last year
- ☆21Updated 5 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆20Updated 7 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated last month
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 5 months ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- ☆26Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆21Updated 5 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- ☆59Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago