AmeerAbdelhadi / Switched-Multiported-RAM
Switched SRAM-based Multi-ported RAM
☆15Updated 4 months ago
Alternatives and similar repositories for Switched-Multiported-RAM:
Users that are interested in Switched-Multiported-RAM are comparing it to the libraries listed below
- General Purpose AXI Direct Memory Access☆48Updated 10 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆21Updated 5 years ago
- ☆19Updated 5 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆19Updated 4 months ago
- SoC Based on ARM Cortex-M3☆29Updated 3 weeks ago
- Engineering Program on RTL Design for FPGA Accelerator☆27Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated 2 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Platform Level Interrupt Controller☆38Updated 10 months ago
- ☆23Updated last year
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- A 32 point radix-2 FFT module written in Verilog☆22Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Generate UVM testbench framework template files with Python 3☆25Updated 5 years ago
- Verilog RTL Design☆32Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- WISHBONE Interconnect☆11Updated 7 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 10 years ago