marcoz001 / axi-uvmLinks
yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/
☆126Updated 7 years ago
Alternatives and similar repositories for axi-uvm
Users that are interested in axi-uvm are comparing it to the libraries listed below
Sorting:
- UVM AHB VIP☆87Updated 9 months ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆154Updated 5 years ago
- VIP for AXI Protocol☆149Updated 3 years ago
- UVM examples and projects☆143Updated 2 months ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆106Updated 8 months ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆179Updated 7 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆97Updated 2 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆148Updated 7 years ago
- This is the main repository for all the examples for the book Practical UVM☆202Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- uvm AXI BFM(bus functional model)☆260Updated 12 years ago
- Novel GUI Based UVM Testbench Template Builder☆141Updated 4 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆106Updated 7 years ago
- Verification IP for I2C protocol☆48Updated 3 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆43Updated 5 years ago
- An uvm verification env for ahb2apb bridge☆55Updated 4 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆14Updated 8 months ago
- Reference examples and short projects using UVM Methodology☆280Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆220Updated 2 years ago
- SystemVerilog VIP for AMBA APB protocol☆78Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated last year
- Source code repo for UVM Tutorial for Candy Lovers☆199Updated 8 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆49Updated 5 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆109Updated 11 years ago
- AMBA AXI VIP☆420Updated last year
- Verification IP for APB protocol☆69Updated 4 years ago
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- Yet Another Simulation Architecture☆75Updated 4 years ago