yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/
☆138Nov 29, 2017Updated 8 years ago
Alternatives and similar repositories for axi-uvm
Users that are interested in axi-uvm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AMBA AXI VIP☆467Jun 28, 2024Updated 2 years ago
- uvm AXI BFM(bus functional model)☆271Jun 23, 2013Updated 13 years ago
- uvm_axi is a uvm package for modeling and verifying AXI protocol☆22Feb 7, 2025Updated last year
- UVM AHB VIP☆101Sep 13, 2025Updated 10 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆163Jul 16, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A Framework for Design and Verification of Image Processing Applications using UVM☆120Nov 27, 2017Updated 8 years ago
- UVM examples and projects☆166Jun 28, 2025Updated last year
- This is the main repository for all the examples for the book Practical UVM☆223Oct 21, 2020Updated 5 years ago
- Verification IP for APB protocol☆79Dec 18, 2020Updated 5 years ago
- Verification IP for I2C protocol☆52Sep 22, 2021Updated 4 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆16Apr 7, 2018Updated 8 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆31Jun 1, 2022Updated 4 years ago
- amba3 apb/axi vip☆53Feb 24, 2015Updated 11 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆32Mar 26, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆198Jul 23, 2018Updated 7 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆37Jun 19, 2026Updated last month
- ☆30May 11, 2021Updated 5 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 6 years ago
- A simple UVM example with DPI☆47Aug 7, 2017Updated 8 years ago
- VIP for AXI Protocol☆180May 24, 2022Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆86Mar 21, 2024Updated 2 years ago
- ☆12May 31, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Awesome ASIC design verification☆363Feb 9, 2022Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆124Dec 29, 2024Updated last year
- my UVM training projects☆38Mar 14, 2019Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆107Sep 20, 2020Updated 5 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- generate UVM testbench using python☆28Mar 24, 2018Updated 8 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 6 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆115Jul 2, 2023Updated 3 years ago
- AXI总线连接器☆108Mar 26, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Novel GUI Based UVM Testbench Template Builder☆155Apr 14, 2021Updated 5 years ago
- UVM VIP architecture generator☆21Aug 24, 2020Updated 5 years ago
- ☆26Feb 26, 2024Updated 2 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆641Dec 24, 2021Updated 4 years ago
- This is the repository for the IEEE version of the book☆83Sep 29, 2020Updated 5 years ago
- Reference examples and short projects using UVM Methodology☆302May 18, 2022Updated 4 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago