This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpjayaraman/RTL2UVM) framework.
☆21Oct 21, 2025Updated 9 months ago
Alternatives and similar repositories for VERILATOR_UVM
Users that are interested in VERILATOR_UVM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog file list pruner☆18Aug 2, 2026Updated last week
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Sep 10, 2025Updated 11 months ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆31Feb 24, 2026Updated 5 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆66Jun 7, 2026Updated 2 months ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆58Jul 25, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RTL data structure☆69Apr 23, 2026Updated 3 months ago
- Simple UVM testbench development using the uvmtb_template files☆25Jan 16, 2025Updated last year
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆50Jul 11, 2025Updated last year
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆160Oct 21, 2023Updated 2 years ago
- FPGA systolic array AI engine☆36Jan 2, 2026Updated 7 months ago
- An inhouse RISC-V 32-bits CPU☆20Feb 12, 2026Updated 5 months ago
- Project Details of Vehicle Tracking System☆10Apr 21, 2017Updated 9 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆13Apr 24, 2023Updated 3 years ago
- Design Verification Engineer interview preparation guide.☆55Jul 20, 2025Updated last year
- A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.☆10Aug 27, 2017Updated 8 years ago
- STM32F429 with OV7670 through DCMI on 800x600 LCD☆10Feb 15, 2017Updated 9 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Aug 3, 2026Updated last week
- ☆14Apr 13, 2025Updated last year
- an attempt to implement CRYSTALS-Kyber PQC to Verilog☆12Jan 9, 2025Updated last year
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- CVA6 softcore contest☆23Jul 8, 2026Updated last month
- ☆38May 22, 2025Updated last year
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated 5 months ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- collection of exercises designed to introduce students to the fundamental concepts of computer architecture using the RISC-V instruction …☆44Apr 28, 2024Updated 2 years ago
- i2c fpga oled sdd1306 bresenham implementation☆16May 20, 2021Updated 5 years ago
- ☆11Dec 18, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- ☆12May 8, 2022Updated 4 years ago
- ADC & LCD Interfacing using Verilog & VHDL☆12Feb 27, 2017Updated 9 years ago
- Digital Timing Diagram GUI Editor☆34Mar 11, 2026Updated 4 months ago
- ☆17Jun 5, 2024Updated 2 years ago
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 6 years ago
- Weather station using Arduino☆14Jan 15, 2020Updated 6 years ago