UIUC-IMC / UIUC-IMC-BenchmarkingLinks
☆19Updated 11 months ago
Alternatives and similar repositories for UIUC-IMC-Benchmarking
Users that are interested in UIUC-IMC-Benchmarking are comparing it to the libraries listed below
Sorting:
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- ☆44Updated last year
- Dataset for ML-guided Accelerator Design☆39Updated 11 months ago
- Library of approximate arithmetic circuits☆56Updated 3 years ago
- ☆63Updated 6 months ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆72Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆90Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆96Updated last week
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆44Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆64Updated 2 weeks ago
- ☆72Updated 2 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 6 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆63Updated 3 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆41Updated 6 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 3 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- RTL implementation of Flex-DPE.☆114Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 8 months ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆100Updated last year
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 3 months ago