UIUC-IMC / UIUC-IMC-Benchmarking
☆16Updated 3 months ago
Alternatives and similar repositories for UIUC-IMC-Benchmarking:
Users that are interested in UIUC-IMC-Benchmarking are comparing it to the libraries listed below
- Dataset for ML-guided Accelerator Design☆34Updated 3 months ago
- ☆40Updated 5 months ago
- ☆53Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆8Updated 3 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 4 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- ☆56Updated 4 years ago
- ☆71Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆47Updated 8 months ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 3 months ago
- An integrated CGRA design framework☆85Updated 3 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆28Updated 3 weeks ago
- RTL implementation of Flex-DPE.☆97Updated 5 years ago
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆72Updated 2 weeks ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 5 years ago
- ☆9Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆41Updated 9 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago