☆20Nov 18, 2024Updated last year
Alternatives and similar repositories for UIUC-IMC-Benchmarking
Users that are interested in UIUC-IMC-Benchmarking are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆81Oct 10, 2022Updated 3 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- ☆24Apr 20, 2024Updated 2 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆96Feb 18, 2022Updated 4 years ago
- PyTorch Quantization Framework For OCP MX Datatypes.☆16May 30, 2025Updated last year
- ☆16Aug 15, 2021Updated 4 years ago
- ☆11Nov 28, 2022Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21May 27, 2026Updated 3 weeks ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆12Apr 19, 2022Updated 4 years ago
- ☆25Apr 13, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Learning Bayesian Network parameters using Expectation-Maximisation☆11Jul 12, 2018Updated 7 years ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- An approach for Circuit Synthesis using Dataset Threshold queries.☆14May 28, 2023Updated 3 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- ☆19Oct 17, 2024Updated last year
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆17Dec 3, 2021Updated 4 years ago
- ☆18Dec 28, 2021Updated 4 years ago
- SAT-based ATPG using TG-Pro model☆20Jun 5, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PowerSensor is a low-cost, custom-built device that measures the instantaneous power consumption of GPUs and other devices at a high time…☆10Dec 15, 2025Updated 6 months ago
- Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"☆12Jan 12, 2022Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- ☆15Feb 2, 2026Updated 4 months ago
- ☆11Jul 21, 2023Updated 2 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Jun 17, 2020Updated 6 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆133Jun 12, 2023Updated 3 years ago
- Driving Snax with MLIR☆21Apr 22, 2026Updated last month
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Nov 24, 2017Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- Useful Cadence skill scripts☆20Aug 14, 2019Updated 6 years ago
- MSVC's implementation of the C++ Standard Library.☆12Jun 11, 2026Updated last week
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- Laboratory Instrumentation and Automation☆54Nov 13, 2024Updated last year
- d-Matrix DMX Compressor: A Pytorch toolkit for nn.Module transformations supporting advanced quantization, sparsity, and elementwise func…☆22Mar 5, 2026Updated 3 months ago
- ECE 5745 Tutorial 8: SRAM Generators☆16Mar 5, 2022Updated 4 years ago