UIUC-IMC / UIUC-IMC-BenchmarkingLinks
☆17Updated 7 months ago
Alternatives and similar repositories for UIUC-IMC-Benchmarking
Users that are interested in UIUC-IMC-Benchmarking are comparing it to the libraries listed below
Sorting:
- ☆42Updated 9 months ago
- The open-sourced version of BOOM-Explorer☆40Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- ☆60Updated last month
- Dataset for ML-guided Accelerator Design☆37Updated 7 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated last year
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- An integrated CGRA design framework☆89Updated 3 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆69Updated last year
- ☆25Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆51Updated 4 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆29Updated 9 months ago
- ☆45Updated 3 weeks ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆40Updated 5 years ago
- ☆71Updated 2 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆66Updated 2 years ago
- ☆23Updated 7 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- ☆61Updated 2 weeks ago
- A toolchain for rapid design space exploration of chiplet architectures☆52Updated last month
- ☆17Updated last month
- ☆14Updated 3 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆28Updated last year