UIUC-IMC / UIUC-IMC-Benchmarking
☆16Updated 4 months ago
Alternatives and similar repositories for UIUC-IMC-Benchmarking:
Users that are interested in UIUC-IMC-Benchmarking are comparing it to the libraries listed below
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- a Computing In Memory emULATOR framework☆10Updated 10 months ago
- ☆41Updated 6 months ago
- ☆58Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆47Updated 9 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆71Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆61Updated 3 weeks ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆28Updated last year
- ☆71Updated 2 years ago
- ☆25Updated 11 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated this week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆21Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆8Updated 3 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆64Updated 2 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆42Updated last year
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 2 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆38Updated 5 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated last week
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated this week
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆21Updated 4 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated 2 weeks ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆23Updated 3 months ago