UIUC-IMC / UIUC-IMC-Benchmarking
☆14Updated 5 months ago
Related projects: ⓘ
- Dataset for ML-guided Accelerator Design☆30Updated 5 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆44Updated 3 years ago
- ☆38Updated last week
- A list of our chiplet simulaters☆18Updated 3 years ago
- ☆38Updated last week
- An integrated CGRA design framework☆82Updated 9 months ago
- ☆23Updated 5 months ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆54Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆43Updated 3 months ago
- ☆47Updated 8 months ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆39Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆17Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆62Updated last month
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆19Updated 3 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆33Updated 4 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆65Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆11Updated 9 months ago
- ☆12Updated last week
- ☆32Updated 2 months ago
- ☆29Updated 11 months ago
- Material for OpenROAD Tutorial at DAC 2020☆45Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆8Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 2 years ago
- ☆65Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- RTL implementation of Flex-DPE.☆84Updated 4 years ago
- The open-sourced version of BOOM-Explorer☆31Updated last year