jefflieu / recon
The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware configurations and Arduino-style software APIs.
☆21Updated 6 years ago
Alternatives and similar repositories for recon:
Users that are interested in recon are comparing it to the libraries listed below
- A ZipCPU based demonstration of the MAX1000 FPGA board☆21Updated 3 years ago
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- A flexible, simple, yet powerful FPGA development board.☆16Updated 7 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo)☆23Updated 5 years ago
- verilog tutorials for iCE40HX8K Breakout Board☆23Updated 9 years ago
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆54Updated 9 months ago
- Propeller 1 design and example files to be run on FPGA boards.☆22Updated 5 years ago
- SNES for MiSTer☆15Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- ☆33Updated 6 years ago
- Parse the programmable logic configuration of PSoC devices☆11Updated 7 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- An Arduino UNO compatible implementation for the iCE40 FPGAs☆20Updated 4 years ago
- Where Arty S7 projects are kept. MIT License unless file headers state otherwise.☆23Updated 5 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Flashing Pano Logic thin clients without a programmer☆40Updated 2 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 3 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆35Updated 5 months ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Trying to port the Analog Discovery into libsigrok☆19Updated 10 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago