ataradov / riscvView external linksLinks
Verilog implementation of a RISC-V core
☆135Oct 11, 2018Updated 7 years ago
Alternatives and similar repositories for riscv
Users that are interested in riscv are comparing it to the libraries listed below
Sorting:
- RISC-V CPU Core (RV32IM)☆1,640Sep 18, 2021Updated 4 years ago
- A simple implementation of a UART modem in Verilog.☆173Nov 10, 2021Updated 4 years ago
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 2 years ago
- A simple RISC-V core, described with Verilog☆27Jun 1, 2013Updated 12 years ago
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago
- A synthesizable picmicro-midrange clone for FPGAs☆13Nov 8, 2019Updated 6 years ago
- Verilog UART☆192Jun 4, 2013Updated 12 years ago
- 32-bit Superscalar RISC-V CPU☆1,176Sep 18, 2021Updated 4 years ago
- ☆40Jan 23, 2024Updated 2 years ago
- High Throughput Image Filters on FPGAs☆14Oct 17, 2017Updated 8 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- demo project to show how to use vivado tcl scripts to do everything.☆17Sep 20, 2015Updated 10 years ago
- git clone of http://code.google.com/p/axi-bfm/☆19May 21, 2013Updated 12 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- Basic RISC-V Test SoC☆173Apr 7, 2019Updated 6 years ago
- Various HDL (Verilog) IP Cores☆873Jul 1, 2021Updated 4 years ago
- ☆90Feb 4, 2026Updated last week
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 7 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆109Sep 18, 2021Updated 4 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆31May 1, 2021Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Aug 28, 2019Updated 6 years ago
- An almost empty chisel project as a starting point for hardware design☆34Jan 27, 2025Updated last year
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆223Aug 25, 2020Updated 5 years ago
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 2 years ago
- A simple RISC-V processor for use in FPGA designs.☆283Aug 19, 2024Updated last year
- VeeR EL2 Core☆317Dec 29, 2025Updated last month
- ☆64Dec 16, 2018Updated 7 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆136Feb 6, 2026Updated last week
- ☆306Jan 23, 2026Updated 3 weeks ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week