Verilog implementation of a RISC-V core
☆149Oct 11, 2018Updated 7 years ago
Alternatives and similar repositories for riscv
Users that are interested in riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- A simple RISC-V core, described with Verilog☆27Jun 1, 2013Updated 13 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- RISC-V CPU Core (RV32IM)☆1,791Sep 18, 2021Updated 5 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 32-bit Superscalar RISC-V CPU☆1,309Sep 18, 2021Updated 5 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆20Jun 3, 2023Updated 3 years ago
- CoMeT is a new low-cost RowHammer mitigation that uses Count-Min Sketch-based aggressor row tracking, as described in our HPCA'24 paper h…☆11Jan 23, 2026Updated 7 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,611Sep 4, 2026Updated 2 weeks ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- Verilog UART☆203Jun 4, 2013Updated 13 years ago
- A simple implementation of a UART modem in Verilog.☆195Nov 10, 2021Updated 4 years ago
- ☆43May 3, 2026Updated 4 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RISC-V CPU Core☆450Jun 24, 2025Updated last year
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆45Dec 5, 2019Updated 6 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,002Nov 15, 2024Updated last year
- ☆41Jan 23, 2024Updated 2 years ago
- ☆18May 1, 2024Updated 2 years ago
- ☆66Dec 16, 2018Updated 7 years ago
- A synthesizable picmicro-midrange clone for FPGAs☆14Nov 8, 2019Updated 6 years ago
- Various HDL (Verilog) IP Cores☆934Jul 1, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 8 years ago
- A simple RISC-V processor for use in FPGA designs.☆288Aug 19, 2024Updated 2 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 10 years ago
- USB2.0 Device Controller IP Core☆20Aug 18, 2023Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- New RowHammer mitigation mechanism that is area-, performance-, and energy-efficient especially at very low (e.g., 125) RowHammer thresho…☆17May 2, 2024Updated 2 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆237Aug 25, 2020Updated 6 years ago
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Aug 28, 2019Updated 7 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated last year