ataradov / riscvLinks
Verilog implementation of a RISC-V core
☆123Updated 6 years ago
Alternatives and similar repositories for riscv
Users that are interested in riscv are comparing it to the libraries listed below
Sorting:
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- Basic RISC-V Test SoC☆139Updated 6 years ago
- Verilog UART☆177Updated 12 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- A simple implementation of a UART modem in Verilog.☆148Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆85Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Yet Another RISC-V Implementation☆96Updated 10 months ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- A simple, basic, formally verified UART controller☆308Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆273Updated 5 years ago
- Labs to learn SpinalHDL☆150Updated last year
- RISC-V System on Chip Template☆158Updated last week
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆121Updated 4 years ago
- VeeR EL2 Core☆292Updated 2 weeks ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated this week
- WISHBONE SD Card Controller IP Core☆125Updated 2 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Arduino compatible Risc-V Based SOC☆154Updated last year
- FuseSoC standard core library☆146Updated 2 months ago
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- Verilog digital signal processing components☆146Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆103Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆184Updated 3 weeks ago
- A simple RISC V core for teaching☆193Updated 3 years ago
- Various caches written in Verilog-HDL☆125Updated 10 years ago
- A basic SpinalHDL project☆87Updated 4 months ago