ataradov / riscvLinks
Verilog implementation of a RISC-V core
☆123Updated 6 years ago
Alternatives and similar repositories for riscv
Users that are interested in riscv are comparing it to the libraries listed below
Sorting:
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- Verilog UART☆178Updated 12 years ago
- WISHBONE SD Card Controller IP Core☆126Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆153Updated 3 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆270Updated 4 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Yet Another RISC-V Implementation☆97Updated 11 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated last week
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated last month
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆274Updated 5 years ago
- A simple, basic, formally verified UART controller☆309Updated last year
- ☆90Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆172Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- RISC-V System on Chip Template☆159Updated last week
- ☆244Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- Labs to learn SpinalHDL☆151Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- VeeR EL2 Core☆296Updated this week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆108Updated last week
- Verilog digital signal processing components☆151Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year
- FuseSoC standard core library☆147Updated 3 months ago