Alternatives and similar repositories for riscv:

Users that are interested in riscv are comparing it to the libraries listed below

• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆121Updated 6 years ago
• PulseRain / Reindeer
  PulseRain Reindeer - RISCV RV32I[M] Soft CPU
  ☆125Updated 5 years ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆212Updated 4 years ago
• AleksandarKostovic / Riscy-SoC
  Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
  ☆81Updated 5 years ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆156Updated last month
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆116Updated 4 years ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆247Updated 5 months ago
• ZipCPU / qspiflash
  A set of Wishbone Controlled SPI Flash Controllers
  ☆79Updated 2 years ago
• tommythorn / yarvi
  Yet Another RISC-V Implementation
  ☆92Updated 7 months ago
• leros-dev / leros
  A Tiny Processor Core
  ☆107Updated last month
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆173Updated last year
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆128Updated 3 years ago
• XUANTIE-RV / opene902
  OpenXuantie - OpenE902 Core
  ☆143Updated 9 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆299Updated last year
• jamieiles / uart
  Verilog UART
  ☆162Updated 11 years ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆150Updated last week
• XUANTIE-RV / opene906
  OpenXuantie - OpenE906 Core
  ☆138Updated 9 months ago
• mmxsrup / axi4-interface
  AXI4 and AXI4-Lite interface definitions
  ☆92Updated 4 years ago
• Lampro-Mellon / LM-RISCV-DV
  An Open-Source Design and Verification Environment for RISC-V
  ☆79Updated 4 years ago
• chipsalliance / VeeR-ISS
  ☆131Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆133Updated 3 weeks ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆133Updated 10 months ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆89Updated 2 months ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆229Updated 5 months ago
• RoaLogic / ahb3lite_interconnect
  AHB3-Lite Interconnect
  ☆88Updated 11 months ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆97Updated 3 years ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆95Updated last month
• pulp-platform / pulp-riscv-gnu-toolchain
  ☆85Updated last month
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆133Updated 2 years ago