ataradov / riscvLinks
Verilog implementation of a RISC-V core
☆125Updated 6 years ago
Alternatives and similar repositories for riscv
Users that are interested in riscv are comparing it to the libraries listed below
Sorting:
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 4 years ago
- Verilog UART☆183Updated 12 years ago
- A simple implementation of a UART modem in Verilog.☆157Updated 3 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated 2 weeks ago
- Yet Another RISC-V Implementation☆97Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆274Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 6 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆96Updated this week
- Labs to learn SpinalHDL☆149Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- A simple, basic, formally verified UART controller☆311Updated last year
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated last week
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- Arduino compatible Risc-V Based SOC☆156Updated last year
- Verilog digital signal processing components☆156Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆325Updated 9 months ago
- RISC-V System on Chip Template☆159Updated last month
- VeeR EL2 Core☆297Updated this week
- ☆95Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆112Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆181Updated 2 weeks ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago