ataradov / riscvLinks
Verilog implementation of a RISC-V core
☆118Updated 6 years ago
Alternatives and similar repositories for riscv
Users that are interested in riscv are comparing it to the libraries listed below
Sorting:
- Basic RISC-V Test SoC☆128Updated 6 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- An Open-Source Design and Verification Environment for RISC-V☆80Updated 4 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- OpenXuantie - OpenE902 Core☆147Updated 11 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- RISC-V Verification Interface☆92Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- ☆86Updated 2 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago
- OpenXuantie - OpenE906 Core☆139Updated 11 months ago
- A Tiny Processor Core☆110Updated 2 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- A demo system for Ibex including debug support and some peripherals☆67Updated last week
- FuseSoC standard core library☆139Updated last week
- A simple implementation of a UART modem in Verilog.☆134Updated 3 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆159Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆177Updated last month
- AHB3-Lite Interconnect☆89Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Verilog digital signal processing components☆139Updated 2 years ago
- Ariane is a 6-stage RISC-V CPU☆137Updated 5 years ago
- WISHBONE SD Card Controller IP Core☆123Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago