Open Source VLSI Tools
☆32Feb 6, 2021Updated 5 years ago
Alternatives and similar repositories for VLSITools
Users that are interested in VLSITools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Jun 12, 2023Updated 3 years ago
- ☆10Dec 12, 2023Updated 2 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- ☆21Oct 20, 2025Updated 7 months ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆25Aug 12, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 6 months ago
- Education kit for teaching VLSI fundamentals through practical microprocessor design using industry EDA tools (educational)☆332May 30, 2025Updated last year
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆15Jun 18, 2025Updated 11 months ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Scratchpad repository for the 100-day FPGA challenge☆14Jul 11, 2019Updated 6 years ago
- ☆15Jun 28, 2021Updated 4 years ago
- ☆16Apr 8, 2023Updated 3 years ago
- ☆119Dec 24, 2023Updated 2 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Aug 13, 2023Updated 2 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆25Jul 23, 2022Updated 3 years ago
- An 8-Bit CPU implemented in an FPGA☆21Jun 8, 2020Updated 6 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆129May 14, 2022Updated 4 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆34Jan 23, 2024Updated 2 years ago
- ☆12Aug 25, 2021Updated 4 years ago
- ☆13Jul 3, 2020Updated 5 years ago
- symbolic circuit analyzer for the Maxima computer algebra system☆15Oct 20, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- [CVPRW'22] A privacy attack that exploits Adversarial Training models to compromise the privacy of Federated Learning systems.☆12Jul 7, 2022Updated 3 years ago
- 利用 GitHub Actions + GitHub Pages + Hugo 搭建个人博客☆10Feb 21, 2023Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆121Jul 9, 2023Updated 2 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆31Mar 9, 2021Updated 5 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- ☆17Mar 19, 2022Updated 4 years ago
- Examples for compiling code using the RISC-V gnu toolchain☆21Jan 3, 2026Updated 5 months ago
- ☆11Apr 2, 2024Updated 2 years ago
- [NeurIPS 2025] The official PyTorch implementation of the "Vision Function Layer in MLLM".☆32Dec 18, 2025Updated 5 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆56Feb 27, 2026Updated 3 months ago
- 🚀 海南大学编译原理 pl0 语言编译器扩充☆11Dec 19, 2020Updated 5 years ago
- ☆11Oct 18, 2023Updated 2 years ago
- This repo is for info regarding computer DRAM☆53Jul 30, 2021Updated 4 years ago
- ☆16Jan 8, 2022Updated 4 years ago