stillwater-sc / hpr-blas
High-Performance Reproducible BLAS using posit arithmetic
☆12Updated 3 years ago
Alternatives and similar repositories for hpr-blas
Users that are interested in hpr-blas are comparing it to the libraries listed below
Sorting:
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 3 years ago
- Custom-Precision Floating-point numbers.☆36Updated 4 months ago
- BLAS implementation for Intel FPGA☆78Updated 4 years ago
- muSYCL, the SYCL musical!☆12Updated 8 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- Orio is an open-source extensible framework for the definition of domain-specific languages and generation of optimized code for multiple…☆37Updated 3 years ago
- Error-Free Transformations as building blocks for compensated algorithms☆15Updated 2 years ago
- A GPU performance prediction toolkit for CUDA programs☆16Updated 6 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 9 months ago
- ☆15Updated this week
- A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code☆15Updated 2 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- ☆9Updated 2 years ago
- AI Accelerators-SC23-tutorial Repository☆11Updated last year
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 6 years ago
- Stencil with Optimized Dataflow Architecture☆15Updated last year
- Absinthe is an optimization framework to fuse and tile stencil codes in one shot☆14Updated 5 years ago
- Integration test for entire CGRA flow☆12Updated 5 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- A Deep Learning Framework for the Posit Number System☆28Updated 9 months ago
- A dynamic analysis tool to detect floating-point errors in HPC applications.☆34Updated this week
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated this week
- Universal number Posit HDL Arithmetic Architecture generator☆58Updated 5 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- ☆41Updated last week
- Global Memory and Threading runtime system☆23Updated last year
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Updated 5 years ago