AdriaanSwan / Verilog-I2C-Slave
Verilog I2C Slave
☆23Updated 10 years ago
Alternatives and similar repositories for Verilog-I2C-Slave:
Users that are interested in Verilog-I2C-Slave are comparing it to the libraries listed below
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- An i2c master controller implemented in Verilog☆32Updated 7 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- UART -> AXI Bridge☆60Updated 3 years ago
- USB 2.0 Device IP Core☆59Updated 7 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 10 years ago
- QSPI for SoC☆20Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆24Updated 6 years ago
- ☆12Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆31Updated 3 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆13Updated 2 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆22Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆33Updated 10 months ago
- ☆15Updated 6 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- UART models for cocotb☆26Updated last year
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- Small (Q)SPI flash memory programmer in Verilog☆59Updated 2 years ago
- ☆20Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- ☆35Updated 9 years ago
- Implementation of the PCIe physical layer☆33Updated last month
- Open-source high performance AXI4-based HyperRAM memory controller☆65Updated 2 years ago