Verilog I2C Slave
☆26Aug 11, 2014Updated 12 years ago
Alternatives and similar repositories for Verilog-I2C-Slave
Users that are interested in Verilog-I2C-Slave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- I2C Slave☆14Jul 17, 2014Updated 12 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- An i2c master controller implemented in Verilog☆37Jul 26, 2017Updated 9 years ago
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AES☆16Oct 4, 2022Updated 3 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 7 months ago
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- MIPI CSI-2 RX☆45Oct 20, 2021Updated 4 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- i2c slave example based on stm32f103☆14Dec 27, 2024Updated last year
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆31Dec 1, 2016Updated 9 years ago
- I2C master/slave Core☆15Jul 17, 2014Updated 12 years ago
- Shutdown handler firmware to Allwinner H3's AR100 OpenRISC core☆10Dec 22, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- APB Timer Unit☆14Oct 30, 2025Updated 10 months ago
- Example baremetal programs for Allwinner H3/H2+ boards.☆12Feb 23, 2019Updated 7 years ago
- AXI Stream UART (verilog)☆13Oct 3, 2019Updated 6 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Sep 17, 2026Updated last week
- Repository for Xinu source code☆10Oct 30, 2020Updated 5 years ago
- Verilog I2C interface for FPGA implementation☆729Feb 27, 2025Updated last year
- Kyu real time operating system for the BBB (Beaglebone Black), Orange Pi, and Nanopi Fire3 boards☆14Jul 14, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 7 months ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- SDRAM controller with AXI4 interface☆108Aug 8, 2019Updated 7 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- User Port Cartridge for the Commodore 16, 116 and Plus/4☆11Feb 13, 2026Updated 7 months ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Arduino RGB Mixer☆21Oct 2, 2020Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆38May 12, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Please don't use this anymore, it's old.☆10Dec 8, 2018Updated 7 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated 3 weeks ago
- FPGA和USB3.0桥片实现USB3.0通信☆91Nov 26, 2021Updated 4 years ago
- Gateware for USB2Sniffer☆30May 13, 2021Updated 5 years ago
- TCP Offload Engine☆79Nov 18, 2017Updated 8 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago