guoyijiang / VerilogModule-IIC_MasterLinks
this repository is a project about iic master, created by gyj in second half of 2017
☆17Updated 6 years ago
Alternatives and similar repositories for VerilogModule-IIC_Master
Users that are interested in VerilogModule-IIC_Master are comparing it to the libraries listed below
Sorting:
- ☆20Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 10 years ago
- ☆13Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆56Updated last year
- ☆21Updated 5 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆15Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆76Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- AXI Interconnect☆49Updated 3 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆18Updated last year
- Verification IP for APB protocol☆66Updated 4 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆29Updated last year
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- AXI4 with a FIFO integrated with VIP☆19Updated last year
- ☆55Updated 2 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- ☆36Updated 9 years ago