guoyijiang / VerilogModule-IIC_Master
this repository is a project about iic master, created by gyj in second half of 2017
☆16Updated 6 years ago
Alternatives and similar repositories for VerilogModule-IIC_Master:
Users that are interested in VerilogModule-IIC_Master are comparing it to the libraries listed below
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆17Updated last year
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- ☆19Updated 2 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago
- DDR3 function verification environment in UVM☆24Updated 7 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- These scrpits will be extremly useful in parsing Verilog files☆7Updated 9 years ago
- ☆36Updated 9 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Build an open source, extremely simple DMA.☆21Updated 6 years ago
- Verification IP for APB protocol☆62Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- SoC Based on ARM Cortex-M3☆30Updated 3 weeks ago
- AXI4 with a FIFO integrated with VIP☆18Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆17Updated 5 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- ☆14Updated 5 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆24Updated 8 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- ☆11Updated 5 years ago