guoyijiang / VerilogModule-IIC_MasterLinks
this repository is a project about iic master, created by gyj in second half of 2017
☆18Updated 7 years ago
Alternatives and similar repositories for VerilogModule-IIC_Master
Users that are interested in VerilogModule-IIC_Master are comparing it to the libraries listed below
Sorting:
- ☆23Updated last month
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆11Updated 4 years ago
- ABP Accelerated VIP☆22Updated 2 years ago
- ☆20Updated 2 years ago
- AXI4 with a FIFO integrated with VIP☆21Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆15Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- ☆21Updated 5 years ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆22Updated 6 years ago
- ☆13Updated 6 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Updated 3 weeks ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Generic AXI master stub☆19Updated 11 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Implementation of the PCIe physical layer☆49Updated last month
- Open-Channel Open-Way Flash Controller☆17Updated 3 years ago
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 4 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆21Updated last year
- Verification IP for UART protocol☆20Updated 5 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 7 months ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- SoC Based on ARM Cortex-M3☆33Updated 3 months ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago