LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.
☆23May 28, 2026Updated 3 weeks ago
Alternatives and similar repositories for litex_wr_nic
Users that are interested in litex_wr_nic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LiteX based FPGA gateware for Thunderscope.☆28Feb 6, 2024Updated 2 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated 10 months ago
- Panopticon is a complete in-DRAM RowHammer mitigation. This code simulates an implementation of Panopticon in DDR5.☆14Jun 2, 2023Updated 3 years ago
- A simple makefile for C and C++ projects.☆12Mar 21, 2015Updated 11 years ago
- ☆11Jul 2, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆71Nov 21, 2021Updated 4 years ago
- Collection of Open Source IoT Designs☆10Apr 4, 2025Updated last year
- general-cores☆21Jul 16, 2025Updated 11 months ago
- A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Corr…☆34Updated this week
- A simple website made by Eren☆11Jan 19, 2025Updated last year
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 4 months ago
- 16-channel 125MS/s 16bit DAC in FMC form factor.☆19Jun 19, 2024Updated last year
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Playing around with Formal Verification of Verilog and VHDL☆65Feb 22, 2021Updated 5 years ago
- ☆24May 25, 2026Updated 3 weeks ago
- ☆14Mar 24, 2020Updated 6 years ago
- KiCad Schematic and PCB for motoHUD (https://github.com/wiciu15/motoHUDini)☆13Nov 26, 2019Updated 6 years ago
- Library of DSP functions for RF measurements☆21Jun 8, 2026Updated last week
- An open-source HDL register code generator fast enough to run in real time.☆89Updated this week
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆75Apr 22, 2026Updated last month
- Not just a PDE toolbox. Adapt your ideas from a clean, modular code base with Femeko.☆15Feb 22, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Nitro HUB75 LED panel driver FPGA core☆30Jun 11, 2022Updated 4 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK☆21Updated this week
- ECP5 FPGA DEV BOARD☆10Apr 19, 2021Updated 5 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers