microsoft / PanopticonLinks
Panopticon is a complete in-DRAM RowHammer mitigation. This code simulates an implementation of Panopticon in DDR5. 
☆13Updated 2 years ago
Alternatives and similar repositories for Panopticon
Users that are interested in Panopticon are comparing it to the libraries listed below
Sorting:
- PIN-based Fault-Injector is a fault injector based on the Intel PIN tool. For more information, please refer to the following paper:☆17Updated 7 years ago
- An LLVM pass to profile dynamic LLVM IR instructions and runtime values☆141Updated 4 years ago
- HW interface for memory caches☆28Updated 5 years ago
- GPUReplay, ASPLOS 2022☆41Updated 3 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 4 months ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆20Updated last year
- A heterogeneous architecture timing model simulator.☆171Updated last month
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13Updated 5 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆38Updated 3 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- ☆20Updated 3 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆138Updated 2 years ago
- RISC-V Security Model☆32Updated this week
- ☆18Updated 3 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆28Updated 3 months ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Updated last year
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆14Updated 6 years ago
- ☆46Updated 6 years ago
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆30Updated 4 years ago
- CleanupSpec (MICRO-2019)☆16Updated 5 years ago
- HQEMU v2.5.1 is a retargetable and multi-threaded dynamic binary translator on multicores☆22Updated 7 years ago
- COATCheck☆13Updated 6 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 3 years ago
- Shielded Enclaves for Cloud FPGAs☆15Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆45Updated 6 months ago
- A library for PCIe Transaction Layer☆60Updated 3 years ago
- ☆16Updated 11 months ago
- ☆16Updated 11 years ago