microsoft / PanopticonLinks
Panopticon is a complete in-DRAM RowHammer mitigation. This code simulates an implementation of Panopticon in DDR5.
☆13Updated 2 years ago
Alternatives and similar repositories for Panopticon
Users that are interested in Panopticon are comparing it to the libraries listed below
Sorting:
- GPUReplay, ASPLOS 2022☆41Updated 3 years ago
- A heterogeneous architecture timing model simulator.☆172Updated 2 months ago
- HW interface for memory caches☆28Updated 5 years ago
- PIN-based Fault-Injector is a fault injector based on the Intel PIN tool. For more information, please refer to the following paper:☆18Updated 7 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆29Updated 4 months ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Trigger the rowhammer bug on ARMv8☆34Updated 6 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆139Updated 2 years ago
- Stable, non-KVM version of PTLsim.☆29Updated 9 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 3 years ago
- ☆46Updated 6 years ago
- An LLVM pass to profile dynamic LLVM IR instructions and runtime values☆141Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13Updated 5 years ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆14Updated 6 years ago
- ☆17Updated 3 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆17Updated 8 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 4 months ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆38Updated 3 years ago
- PIN-tool to produce multi-threaded atomic memory traces☆36Updated 12 years ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆21Updated last year
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago
- PTLsim and QEMU based Computer Architecture Research Simulator☆130Updated 3 years ago
- A library for PCIe Transaction Layer☆60Updated 3 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆91Updated 4 years ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆11Updated 8 years ago
- ☆87Updated 2 years ago
- RISC-V Security Model☆33Updated this week
- ☆13Updated 4 years ago
- Memory consistency model checking and test generation library.☆15Updated 9 years ago
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆104Updated 3 years ago