ZYNQ-7000 based data transfer through TCP/IP protocol
☆12Apr 20, 2023Updated 2 years ago
Alternatives and similar repositories for Image_transfer_open_source
Users that are interested in Image_transfer_open_source are comparing it to the libraries listed below
Sorting:
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆33Aug 13, 2024Updated last year
- CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system.☆81Apr 27, 2016Updated 9 years ago
- LC6500DMD python control☆11Nov 15, 2016Updated 9 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- The codes of my graduation project , stress monitor based on NB-IoT,which is for STM32L1 and can be opened by Keil_MDK.☆10Jul 30, 2018Updated 7 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- FFT for STM32F4☆10Oct 18, 2017Updated 8 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆58Jun 23, 2021Updated 4 years ago
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Verilog modules for software-defined radio.☆18Dec 31, 2012Updated 13 years ago
- A Halide backend for ONNX☆12Nov 5, 2019Updated 6 years ago
- betrusted.io main SoC design☆14Jan 30, 2020Updated 6 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- 该程序的功能是与下位机（TMS320F28335）通信，通过CAN总线调试电机。 PC端接口用PyQt编写，mathplotlib用于实时更新曲线.☆10Sep 23, 2019Updated 6 years ago
- Infinite-ISP Image Signal Processing Pipeline FPGA Binaries for XCK26 Zynq® UltraScale+™ MPSoC present on Xilinx® Kria™ KV260 Vision AI S…☆16Dec 30, 2024Updated last year
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- Design, fabrication, and assembly files for CMOS imaging sensor PCB☆15Mar 16, 2017Updated 8 years ago
- ☆12Jul 13, 2023Updated 2 years ago
- A Tensorflow attempt to reimplement the IEEE VTC2019-Fall paper "DL-CFAR: A Novel CFAR Target Detection Method Based on Deep Learning"☆15Jul 29, 2023Updated 2 years ago
- MIPI testing with LiteX on CrossLink-NX☆14Jan 29, 2026Updated last month
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- Digital Image Processing Algorithms in MATLAB☆12Jun 18, 2018Updated 7 years ago
- ☆12Sep 16, 2020Updated 5 years ago