aliyun / alibabacloud-fpga
☆18Updated 5 years ago
Alternatives and similar repositories for alibabacloud-fpga:
Users that are interested in alibabacloud-fpga are comparing it to the libraries listed below
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆27Updated 3 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆15Updated 5 months ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆12Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Hamming ECC Encoder and Decoder to protect memories☆29Updated this week
- ☆53Updated 2 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆66Updated 7 months ago
- ☆21Updated this week
- Verilog Ethernet components for FPGA implementation☆18Updated last year
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- ☆29Updated 2 years ago
- ☆14Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- Extensible FPGA control platform☆56Updated last year
- I2C controller core from Opencores.org☆24Updated 13 years ago
- DDR4 Simulation Project in System Verilog☆33Updated 10 years ago
- HDMI + GPU-pipeline + FFT☆13Updated 8 years ago
- ☆17Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Another tiny RISC-V implementation☆54Updated 3 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- ☆27Updated 4 years ago
- ZC RISCV CORE☆13Updated 5 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- SpinalHDL - Cryptography libraries☆50Updated 6 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆18Updated 10 years ago