基于FPGA的三速以太网UDP协议栈设计
☆35Mar 24, 2024Updated last year
Alternatives and similar repositories for Tri_Eth_UDP_pro_stack
Users that are interested in Tri_Eth_UDP_pro_stack are comparing it to the libraries listed below
Sorting:
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆64Mar 15, 2022Updated 3 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆39Sep 18, 2024Updated last year
- ☆18Jul 3, 2025Updated 8 months ago
- The SoC Design for Time-Sensitive Networking (TSN)☆22Dec 5, 2025Updated 3 months ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆62Dec 11, 2023Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆300Sep 14, 2023Updated 2 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器，用来读写硬盘。☆136Sep 14, 2023Updated 2 years ago
- ☆34Nov 26, 2019Updated 6 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 6 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Feb 19, 2026Updated 2 weeks ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆21Jul 13, 2024Updated last year
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- Linux Driver for Altera PCI Express☆12Jun 7, 2013Updated 12 years ago
- MicroBoot在单片机上的例子☆13Apr 25, 2025Updated 10 months ago
- 基于FPGA的FFT算法并行优化☆13Mar 7, 2024Updated last year
- The MATLAB code of the local mean decomposition using empirical optimal envelope☆13Jan 6, 2022Updated 4 years ago
- ☆12Feb 7, 2023Updated 3 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 8 months ago
- An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. 基于FPGA的MII转RMII和MII转SMII，用来…☆100Sep 14, 2023Updated 2 years ago
- An HDL design for sending data over Ethernet☆49Sep 13, 2025Updated 5 months ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 10 years ago
- ucas course information for students majoring in computer architecture.☆12Jul 7, 2024Updated last year
- Yilong's NetFPGA-10G Repo☆12May 7, 2015Updated 10 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 8 years ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆19Jan 11, 2025Updated last year
- ☆14Feb 23, 2026Updated last week
- ☆10Jan 3, 2022Updated 4 years ago
- 冯如杯项目-嵌入式实时对象检测系统☆10Mar 20, 2019Updated 6 years ago
- Dual-attention Enhanced Spatial Transcriptomics Denoiser☆12May 8, 2025Updated 9 months ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- Gowin USB3.0 Device Controller IP☆15Aug 20, 2024Updated last year
- Demo FreeRTOS project targeting stm32 with LCD☆12May 6, 2014Updated 11 years ago
- download from opencores.org☆15May 4, 2018Updated 7 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Applying various image enhancement algorithms on Night Vision IR images using Xilinx Vivado☆15Oct 27, 2023Updated 2 years ago