hpb-project / BOE
Blockchain Offload Engine
☆15Updated 6 years ago
Alternatives and similar repositories for BOE:
Users that are interested in BOE are comparing it to the libraries listed below
- TCP Offload Engine☆71Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated 11 months ago
- Groundhog - Serial ATA Host Bus Adapter☆21Updated 6 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆30Updated 6 years ago
- Open source FPGA-based NIC and platform for in-network compute☆60Updated 2 months ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆33Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Updated 2 months ago
- Implementation of the PCIe physical layer☆32Updated this week
- ☆14Updated 3 years ago
- Generic Logic Interfacing Project☆44Updated 4 years ago
- Verilog Ethernet Switch (layer 2)☆39Updated last year
- Ethernet switch implementation written in Verilog☆43Updated last year
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆61Updated 7 years ago
- ☆29Updated 2 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆12Updated 4 years ago
- ☆27Updated 4 years ago
- ☆16Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆12Updated 5 years ago
- hdmi-ts Project☆13Updated 7 years ago
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆15Updated 6 months ago
- Hardware Assisted IEEE 1588 IP Core☆24Updated 10 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆27Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Various projects of SPI loader module for xilinx fpga☆26Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆69Updated 5 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Updated 7 years ago
- corundum work on vu13p☆18Updated last year