Blockchain Offload Engine
☆17May 5, 2018Updated 8 years ago
Alternatives and similar repositories for BOE
Users that are interested in BOE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BOE Hardware Design☆11Apr 3, 2018Updated 8 years ago
- TCP Offload Engine☆79Nov 18, 2017Updated 8 years ago
- ☆14Dec 14, 2021Updated 4 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Apr 6, 2023Updated 3 years ago
- ☆15Aug 1, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Logic Input Triggered High-resolution Pulser☆13Mar 24, 2020Updated 6 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- go-hpb main chain master☆55Oct 25, 2023Updated 3 years ago
- Banyan Network open source project of Multi-Trust Connector.☆11Dec 13, 2018Updated 7 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Exploring Zynq ® MPSoC Chinese☆10Jul 30, 2019Updated 7 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- ☆39Mar 10, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 11 months ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆16Jan 3, 2022Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- ☆46Jul 4, 2026Updated 4 months ago
- FPGA for uSDR☆25Sep 5, 2026Updated 2 months ago
- MATLAB toolbox for ADI high speed converter products☆26Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The FPGA design for the FreeSRP's Artix 7 FPGA☆25Apr 12, 2017Updated 9 years ago
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 6 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- Chisel NVMe controller☆29Nov 24, 2022Updated 3 years ago
- ☆20Oct 11, 2023Updated 3 years ago
- Soapy SDR plugin for PlutoSDR☆12Oct 19, 2025Updated last year
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- NVMe Controller featuring Hardware Acceleration☆123Jun 23, 2021Updated 5 years ago
- LimeSDR ExtIO Plugin for HDSDR☆16Jul 29, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Extension to operate Matlab in VS Code☆10Sep 15, 2022Updated 4 years ago
- SoapySDR Red Pitaya module☆10Oct 10, 2026Updated 3 weeks ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆81Jan 11, 2023Updated 3 years ago
- ☆26Oct 8, 2019Updated 7 years ago
- Time to Digital Converter on an FPGA☆11Oct 19, 2019Updated 7 years ago
- The RIFFA development repository (development fork)☆10Jun 11, 2024Updated 2 years ago
- ☆22Jul 28, 2021Updated 5 years ago