Blockchain Offload Engine
☆16May 5, 2018Updated 7 years ago
Alternatives and similar repositories for BOE
Users that are interested in BOE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- Gowin USB3.0 Device Controller IP☆15Aug 20, 2024Updated last year
- ☆14Aug 1, 2023Updated 2 years ago
- HDL code for a complex multiplier with AXI stream Interface☆14Apr 6, 2023Updated 2 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- ☆13Jul 28, 2022Updated 3 years ago
- An introductory course on 5G standards which aims to provide hand-on knowledge on 5G system design and 5G-NR 3GPP standards using 5G Tool…☆23May 12, 2024Updated last year
- ☆14Mar 9, 2026Updated 2 weeks ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- Store the openwifi FPGA img (.xsa .ltx) and the related git info☆16Aug 6, 2025Updated 7 months ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- git://gitorious.org/flashimg/flashimg.git☆13Nov 25, 2013Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Jan 30, 2014Updated 12 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 2 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- Project related to Cypress FX3 USB 3.0 Controller published on☆17Dec 2, 2019Updated 6 years ago
- download from opencores.org☆15May 4, 2018Updated 7 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 4 years ago
- Verilog Ethernet Switch (layer 2)☆52Oct 18, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆12Apr 4, 2022Updated 3 years ago
- Latest firmware for antsdr E310 based on PlutoSDR☆17Aug 7, 2022Updated 3 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- 包含AD5686R的电路原理图、PCB，以及对AD5684、AD5685、AD5686兼容的驱动程序☆20Aug 17, 2021Updated 4 years ago
- An IP lookup engine using Tree Bitmap Algorithms☆13Aug 2, 2017Updated 8 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Docker image generation for Xilinx Petalinux Tools and Vivado☆16Oct 10, 2025Updated 5 months ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- Project ACRN Documentation Publishing Site☆14Nov 5, 2024Updated last year
- hardware implement of huffman coding(written in verilog)☆14Jul 30, 2017Updated 8 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆12Aug 21, 2023Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆152Sep 15, 2023Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Mar 13, 2026Updated last week
- Chisel NVMe controller☆26Nov 24, 2022Updated 3 years ago