TiledLower is a Dataflow Analysis and Codegen Framework written in Rust.
☆13Nov 23, 2024Updated last year
Alternatives and similar repositories for TiledLower
Users that are interested in TiledLower are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TiledKernel is a code generation library based on macro kernels and memory hierarchy graph data structure.☆19May 12, 2024Updated 2 years ago
- We invite you to visit and follow our new repository at https://github.com/microsoft/TileFusion. TiledCUDA is a highly efficient kernel …☆194Jan 28, 2025Updated last year
- Handwritten GEMM using Intel AMX (Advanced Matrix Extension)☆17Jan 11, 2025Updated last year
- ☆20Sep 28, 2024Updated last year
- Benchmark tests supporting the TiledCUDA library.☆19Nov 19, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19Mar 4, 2025Updated last year
- My Paper Reading Lists and Notes.☆24May 8, 2026Updated last month
- TileGraph is an experimental DNN compiler that utilizes static code generation and kernel fusion techniques.☆11Sep 18, 2024Updated last year
- ☆48Nov 1, 2025Updated 7 months ago
- Transformers components but in Triton☆34May 9, 2025Updated last year
- DeepGEMM: clean and efficient FP8 GEMM kernels with fine-grained scaling☆28Jun 20, 2026Updated last week
- Parsers for CUDA binary files☆25Dec 29, 2023Updated 2 years ago
- ☆32Jul 17, 2024Updated last year
- 🎉My Collections of CUDA Kernels~☆11Jun 25, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆115Mar 12, 2026Updated 3 months ago
- ☆40Dec 14, 2025Updated 6 months ago
- Framework to reduce autotune overhead to zero for well known deployments.☆101Sep 19, 2025Updated 9 months ago
- DeeperGEMM: crazy optimized version☆86May 5, 2025Updated last year
- ☆26Feb 20, 2024Updated 2 years ago
- This repository contains companion software for the Colfax Research paper "Categorical Foundations for CuTe Layouts".☆137Sep 24, 2025Updated 9 months ago
- GPTQ inference TVM kernel☆41Apr 25, 2024Updated 2 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- Fast Hadamard transform in CUDA, with a PyTorch interface☆333Mar 10, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TileFusion is an experimental C++ macro kernel template library that elevates the abstraction level in CUDA C for tile processing.☆112Jun 28, 2025Updated last year
- A Easy-to-understand TensorOp Matmul Tutorial☆442Mar 5, 2026Updated 3 months ago
- NVIDIA cuTile learn☆168Dec 9, 2025Updated 6 months ago
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Jun 21, 2019Updated 7 years ago
- ☆26Jun 8, 2026Updated 3 weeks ago
- ⚡️Write HGEMM from scratch using Tensor Cores with WMMA, MMA and CuTe API, Achieve Peak⚡️ Performance.☆156May 10, 2025Updated last year
- Distributed, Replicated, Protocol-generic Key-value Store in Async Rust For SMR Protocols Research☆18May 26, 2026Updated last month
- Matrix multiplication on GPUs for matrices stored on a CPU. Similar to cublasXt, but ported to both NVIDIA and AMD GPUs.☆33Apr 2, 2025Updated last year
- Debug print operator for cudagraph debugging☆18Aug 2, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆57May 29, 2024Updated 2 years ago
- Paper list of federated learning: About system design☆13Apr 13, 2022Updated 4 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 4 years ago
- Shared Middle-Layer for Triton Compilation☆338Dec 5, 2025Updated 6 months ago
- A minimum demo for PyTorch distributed extension functionality for collectives.☆15Jul 29, 2024Updated last year
- ☆46Jul 16, 2025Updated 11 months ago
- ☆11Apr 3, 2023Updated 3 years ago