Alternatives and similar repositories for XilinxVirtualCable

Users that are interested in XilinxVirtualCable are comparing it to the libraries listed below

• derekmulcahy / xvcpi
  Xilinx Virtual Cable Server for Raspberry Pi
  ☆114Updated 3 years ago
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆217Updated 3 years ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆232Updated 2 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆264Updated last week
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆294Updated 2 months ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆252Updated 5 months ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆201Updated last year
• CospanDesign / nysa-sata
  ☆85Updated 8 years ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆171Updated last week
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 6 months ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆390Updated this week
• lekgolo167 / enxor-logic-analyzer
  FPGA Logic Analyzer and GUI
  ☆133Updated 2 years ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆347Updated last week
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆294Updated last year
• tmbinc / xvcd
  Xilinx Virtual Cable Daemon
  ☆117Updated 3 months ago
• ultraembedded / core_usb_cdc
  Basic USB-CDC device core (Verilog)
  ☆80Updated 4 years ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆232Updated last year
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆353Updated last year
• ultraembedded / core_ft60x_axi
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆94Updated 5 years ago
• yol / ethernet_mac
  Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
  ☆170Updated last year
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆623Updated 3 months ago
• Avnet / hdl
  ☆112Updated 3 months ago
• maswx / vu13p
  国产VU13P加速卡资料
  ☆73Updated 3 months ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆143Updated 2 years ago
• CoreyChen922 / sata3_host_controller
  It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.
  ☆72Updated last year
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆250Updated 6 years ago
• Xilinx / device-tree-xlnx
  Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)
  ☆216Updated 3 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆568Updated 2 months ago
• bmartini / zynq-axis
  Hardware, Linux Driver and Library for the Zynq AXI DMA interface
  ☆101Updated 6 years ago
• jamieiles / uart
  Verilog UART
  ☆172Updated 12 years ago