Xilinx / XilinxVirtualCable

Related projects: ⓘ

• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆195Updated 2 years ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆206Updated last year
• derekmulcahy / xvcpi
  Xilinx Virtual Cable Server for Raspberry Pi
  ☆106Updated 2 years ago
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆184Updated last week
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆169Updated 4 months ago
• CospanDesign / nysa-sata
  ☆79Updated 7 years ago
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆228Updated 5 years ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆211Updated 2 months ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆247Updated last year
• mczerski / SD-card-controller
  WISHBONE SD Card Controller IP Core
  ☆114Updated 2 years ago
• NXP / i3c-slave-design
  MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.
  ☆104Updated 4 years ago
• ultraembedded / core_usb_cdc
  Basic USB-CDC device core (Verilog)
  ☆70Updated 3 years ago
• ultraembedded / core_ft60x_axi
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆84Updated 4 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆106Updated 8 months ago
• jakubcabal / spi-fpga
  SPI master and SPI slave for FPGA written in VHDL
  ☆162Updated 3 years ago
• damdoy / ice40_ultraplus_examples
  Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation
  ☆241Updated 7 months ago
• tmbinc / xvcd
  Xilinx Virtual Cable Daemon
  ☆107Updated 2 years ago
• TerosTechnology / terosHDL
  ☆143Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆470Updated 8 months ago
• jamieiles / uart
  Verilog UART
  ☆118Updated 11 years ago
• yol / ethernet_mac
  Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
  ☆152Updated 7 months ago
• projf / display_controller
  FPGA display controller with support for VGA, DVI, and HDMI.
  ☆205Updated 4 years ago
• analogdevicesinc / fpgahdl_xilinx
  (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…
  ☆87Updated 6 years ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆179Updated last year
• robertofem / CycloneVSoC-examples
  Examples using the Cyclone V SoC chip
  ☆104Updated 5 years ago
• Avnet / hdl
  ☆105Updated last week
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆344Updated 2 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆272Updated 7 months ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆65Updated 5 months ago
• litex-hub / litex-boards
  LiteX boards files
  ☆369Updated this week