Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or SoC design without using a physical cable.
☆268Nov 13, 2025Updated 4 months ago
Alternatives and similar repositories for XilinxVirtualCable
Users that are interested in XilinxVirtualCable are comparing it to the libraries listed below
Sorting:
- Xilinx Virtual Cable Daemon☆125Mar 6, 2025Updated last year
- Xilinx Virtual Cable Server for Raspberry Pi☆124Mar 14, 2022Updated 4 years ago
- Use Raspberry Pi as a wireless Xilinx JTAG 'cable'. Note: This is a portable, tested, maintained clone of https://github.com/strongleg/xv…☆47Aug 25, 2021Updated 4 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆131Aug 26, 2021Updated 4 years ago
- Raspberry Pico powered Xilinx Virtual Cable - Xilinx JTAG Cable! This is now quite fast, thanks to tom01h! We also support JTAG + serial …☆472Oct 27, 2024Updated last year
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆40Apr 21, 2021Updated 4 years ago
- Xilinx Virtual Cable server for FT2232H (targeted for ARM SBCs)☆19Mar 7, 2022Updated 4 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆61Feb 9, 2024Updated 2 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Jul 10, 2020Updated 5 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Mar 16, 2023Updated 3 years ago
- Build Customized FPGA Implementations for Vivado☆356Mar 4, 2026Updated 2 weeks ago
- Wishbone to AXI bridge (VHDL)☆45Aug 29, 2019Updated 6 years ago
- The Numato Opsis board is the first fully open source HDMI2USB board.☆13Sep 8, 2015Updated 10 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆37May 25, 2022Updated 3 years ago
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆24Oct 22, 2016Updated 9 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Altera "USB_Blaster" clone using Teensy 3.5 microcontroller☆23Jun 17, 2020Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- ☆89May 4, 2017Updated 8 years ago
- FT2232D emulator☆38Sep 29, 2024Updated last year
- IEEE P1735 decryptor for VHDL☆39Jun 23, 2015Updated 10 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆15Aug 7, 2023Updated 2 years ago
- Upstream gcc + xilinx branches☆18Jan 14, 2015Updated 11 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- 国产VU13P加速卡资料☆84Mar 17, 2025Updated last year
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆28Sep 2, 2025Updated 6 months ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- Example designs for FPGA Drive FMC☆287Feb 28, 2026Updated 3 weeks ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- Universal utility for programming FPGA☆1,576Updated this week
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆66Mar 2, 2026Updated 2 weeks ago
- USB3 PIPE interface for Xilinx 7-Series☆251Jan 2, 2026Updated 2 months ago
- Verilog Ethernet components for FPGA implementation☆2,879Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,237Jul 5, 2024Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Jun 14, 2018Updated 7 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆102Oct 3, 2019Updated 6 years ago