Alternatives and similar repositories for XilinxVirtualCable:

Users that are interested in XilinxVirtualCable are comparing it to the libraries listed below

• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆210Updated 2 years ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆229Updated 2 years ago
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆257Updated 2 months ago
• derekmulcahy / xvcpi
  Xilinx Virtual Cable Server for Raspberry Pi
  ☆112Updated 3 years ago
• mczerski / SD-card-controller
  WISHBONE SD Card Controller IP Core
  ☆120Updated 2 years ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆308Updated last week
• hamsternz / DisplayPort_Verilog
  A Verilog implementation of DisplayPort protocol for FPGAs
  ☆244Updated 6 years ago
• tmbinc / xvcd
  Xilinx Virtual Cable Daemon
  ☆116Updated 3 weeks ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆279Updated last year
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆382Updated this week
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆195Updated 10 months ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆115Updated this week
• ultraembedded / core_ft60x_axi
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆94Updated 4 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆131Updated 2 years ago
• lekgolo167 / enxor-logic-analyzer
  FPGA Logic Analyzer and GUI
  ☆123Updated 2 years ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆159Updated this week
• NXP / i3c-slave-design
  MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.
  ☆122Updated 4 years ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆239Updated 2 months ago
• damdoy / ice40_ultraplus_examples
  Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation
  ☆260Updated last year
• CospanDesign / nysa-sata
  ☆82Updated 7 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆596Updated last month
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆247Updated last year
• jamieiles / uart
  Verilog UART
  ☆148Updated 11 years ago
• litex-hub / litex-boards
  LiteX boards files
  ☆396Updated 3 weeks ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆147Updated last week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆119Updated 3 weeks ago
• ultraembedded / core_usb_cdc
  Basic USB-CDC device core (Verilog)
  ☆76Updated 3 years ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆183Updated last year
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆231Updated 10 months ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆114Updated last year