SuperSodaSea / PlugcatLinks
Plug & Play.
☆44Updated last week
Alternatives and similar repositories for Plugcat
Users that are interested in Plugcat are comparing it to the libraries listed below
Sorting:
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆155Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- 国产VU13P加速卡资料☆79Updated 7 months ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆63Updated 3 years ago
- Alibaba Cloud AS02MC04 hack☆26Updated 10 months ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- Various examples for Chisel HDL☆29Updated 3 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆44Updated 5 years ago
- DisplayPort IP-core☆81Updated last month
- Hardware design with Chisel☆35Updated 2 years ago
- Tang Mega 138K Pro examples☆91Updated 3 months ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Updated 3 years ago
- ☆50Updated 4 years ago
- ☆33Updated 7 months ago
- Open source high performance IEEE-754 floating unit☆86Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Updated 5 years ago
- ☆53Updated 3 years ago
- chipyard in mill :P☆77Updated last year
- The 'missing header' for Chisel☆21Updated 7 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆79Updated last year
- ☆20Updated 2 years ago
- YPCB-00338-1P1 Hack☆71Updated 10 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- RV64GC Linux Capable RISC-V Core☆41Updated 3 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- ☆64Updated 3 years ago
- Open-source non-blocking L2 cache☆50Updated last week
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Updated 3 years ago