SuperSodaSea / PlugcatLinks
Plug & Play.
☆40Updated 3 weeks ago
Alternatives and similar repositories for Plugcat
Users that are interested in Plugcat are comparing it to the libraries listed below
Sorting:
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆154Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Alibaba Cloud AS02MC04 hack☆23Updated 9 months ago
- Various examples for Chisel HDL☆29Updated 3 years ago
- 国产VU13P加速卡资料☆79Updated 7 months ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆44Updated 5 years ago
- ☆50Updated 3 years ago
- DisplayPort IP-core☆78Updated last month
- ☆20Updated 2 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆63Updated 2 years ago
- The 'missing header' for Chisel☆21Updated 7 months ago
- ☆33Updated 7 months ago
- Hardware design with Chisel☆34Updated 2 years ago
- Chisel NVMe controller☆24Updated 2 years ago
- ☆15Updated 2 months ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆15Updated last year
- ☆51Updated 3 years ago
- RV64GC Linux Capable RISC-V Core☆40Updated last month
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆75Updated last year
- Tang Mega 138K Pro examples☆88Updated 2 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 2 weeks ago
- Remote JTAG server for remote debugging☆42Updated last year
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆32Updated 5 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- RISC-V Summit China 2023☆40Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago