Plug & Play.
☆58Jun 26, 2026Updated 3 months ago
Alternatives and similar repositories for Plugcat
Users that are interested in Plugcat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆56Oct 30, 2021Updated 4 years ago
- ☆16Oct 30, 2021Updated 4 years ago
- 国产VU13P加速卡资料☆86Mar 17, 2025Updated last year
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆216Sep 9, 2023Updated 3 years ago
- Alibaba Cloud AS02MC04 hack☆80Jul 17, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Collected resources and getting started with Azure PCIe FPGA device☆53Feb 24, 2025Updated last year
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆41Jun 10, 2026Updated 4 months ago
- ☆18May 24, 2021Updated 5 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆45Nov 14, 2021Updated 4 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆15Jul 5, 2020Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- OpenGL 1.x implementation for FPGAs☆147Updated this week
- A tiniest ASIC GPU that can render only two texture mapped triangles☆31Jan 2, 2026Updated 9 months ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- PXView is a GUI program for supporting various instruments from PXLogic, including logic analyzers, oscilloscopes, etc. PXView is based o…☆146Updated this week
- LiteX development baseboards arround the SQRL Acorn.☆80Oct 6, 2026Updated last week
- Linx Instruction Set Architecture☆84Sep 16, 2026Updated last month
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆83Mar 22, 2022Updated 4 years ago
- ☆17Oct 8, 2026Updated last week
- Xilinx Virtual Cable implementation for ESP32☆39Jul 23, 2021Updated 5 years ago
- ☆20Apr 8, 2026Updated 6 months ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆51Mar 18, 2020Updated 6 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ITInvest SmartCOM3 API C++ connector (Windows/Linux)☆12Apr 5, 2017Updated 9 years ago
- fpga co-processor for faster SWD programming☆17Sep 16, 2017Updated 9 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- support code for the Bugblat USB sniffers☆17Jun 8, 2021Updated 5 years ago
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- 基于k210的2021电赛F题数字识别☆15Dec 4, 2021Updated 4 years ago
- Loongarch Emulator☆19Mar 14, 2025Updated last year
- 2GHz single-ended active probe design☆45May 6, 2025Updated last year
- RV32I by cats☆15Sep 4, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Opensource DDR3 Controller☆487Sep 12, 2026Updated last month
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 10 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆977Aug 28, 2026Updated last month
- Synthesisable SIMT-style RISC-V GPGPU☆59Mar 30, 2026Updated 6 months ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆100Updated this week
- ☆103Updated this week
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago