Alternatives and similar repositories for Plugcat

Users that are interested in Plugcat are comparing it to the libraries listed below

• tow3rs / catapult-v3-smartnic-re
  Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)
  ☆147Updated last year
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆63Updated 3 years ago
• thinkoco / microsoft_fpga
  Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP
  ☆57Updated 2 years ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago
• maswx / vu13p
  国产VU13P加速卡资料
  ☆76Updated 4 months ago
• j-marjanovic / pp-sp-reference-design
  ☆46Updated 3 years ago
• chili-chips-ba / wireguard-fpga
  Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…
  ☆105Updated 2 weeks ago
• j-marjanovic / chisel-stuff
  Various examples for Chisel HDL
  ☆30Updated 3 years ago
• Parretto / DisplayPort
  DisplayPort IP-core
  ☆71Updated 2 months ago
• sipeed / TangMega-138KPro-example
  Tang Mega 138K Pro examples
  ☆75Updated this week
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆33Updated last year
• wirebond / catapult_v2_pikes_peak
  Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)
  ☆41Updated 5 years ago
• jiegec / jtag-remote-server
  Remote JTAG server for remote debugging
  ☆40Updated last year
• naivekun / ls3a6000-overclock-firmware
  ☆26Updated last year
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆44Updated last year
• redpanda3 / chisel-book
  Hardware design with Chisel
  ☆34Updated 2 years ago
• CircuitCoder / mill
  RV32I by cats
  ☆16Updated last year
• j-marjanovic / jtag-quartus-ft232h
  ☆47Updated 3 years ago
• jjyy-Huang / SpinalHDL-ethernet
  ☆20Updated 2 years ago
• asinghani / crypto-accelerator-chip
  Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…
  ☆22Updated 4 years ago
• cnrv / RVSC2023
  RISC-V Summit China 2023
  ☆40Updated last year
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last year
• j-marjanovic / otma-pin-re
  ☆18Updated 4 years ago
• Scaleda / Scaleda
  Scale-able EDA for FPGA, Verilog/Vivado/Quartus and more
  ☆38Updated last year
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆21Updated 4 months ago
• chipsalliance / playground
  chipyard in mill :P
  ☆78Updated last year
• anishathalye / bin2coe
  A tool to convert binary files to COE files 💫
  ☆15Updated last month
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆19Updated last month
• jiegec / kb
  My knowledge base
  ☆63Updated this week
• sequencer / arithmetic
  ☆33Updated 4 months ago