Plug & Play.
☆47Nov 29, 2025Updated 3 months ago
Alternatives and similar repositories for Plugcat
Users that are interested in Plugcat are comparing it to the libraries listed below
Sorting:
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- ☆52Oct 30, 2021Updated 4 years ago
- 国产VU13P加速卡资料☆83Mar 17, 2025Updated 11 months ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆182Sep 9, 2023Updated 2 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆44Updated this week
- YPCB-00338-1P1 Hack☆80Jan 1, 2025Updated last year
- ☆15Oct 30, 2021Updated 4 years ago
- Xilinx Virtual Cable implementation for ESP32☆38Jul 23, 2021Updated 4 years ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆28Feb 10, 2026Updated 3 weeks ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- i3wm basic config☆13Aug 4, 2020Updated 5 years ago
- ☆42Feb 3, 2026Updated last month
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆40Nov 14, 2021Updated 4 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆49Jul 7, 2025Updated 7 months ago
- ☆18May 24, 2021Updated 4 years ago
- Vortex Graphics☆92Oct 2, 2024Updated last year
- Loongarch Emulator☆19Mar 14, 2025Updated 11 months ago
- ☆19Sep 15, 2021Updated 4 years ago
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆22Nov 24, 2024Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- Artifacts for the "Caching with Delayed Hits" paper that appears in SIGCOMM '20.☆21Feb 26, 2021Updated 5 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆29Feb 22, 2024Updated 2 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated last month
- Extensible FPGA control platform☆61Apr 28, 2023Updated 2 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- ☆42Nov 1, 2025Updated 4 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆33Mar 20, 2025Updated 11 months ago
- 基于k210的2021电赛F题数字识别☆16Dec 4, 2021Updated 4 years ago
- ☆13Mar 2, 2023Updated 3 years ago
- Example for running IREE in a bare-metal Arm environment.☆40Feb 24, 2026Updated last week
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Oct 25, 2021Updated 4 years ago
- ☆78Oct 29, 2024Updated last year
- LLM is as good as you are☆45Feb 22, 2026Updated last week