SuperSodaSea / PlugcatLinks
Plug & Play.
☆31Updated 3 weeks ago
Alternatives and similar repositories for Plugcat
Users that are interested in Plugcat are comparing it to the libraries listed below
Sorting:
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆139Updated last year
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆56Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- ☆46Updated 3 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆41Updated 5 years ago
- Remote JTAG server for remote debugging☆40Updated last year
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- ☆18Updated 4 years ago
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆102Updated last week
- DisplayPort IP-core☆67Updated 2 weeks ago
- Various examples for Chisel HDL☆29Updated 3 years ago
- 国产VU13P加速卡资料☆73Updated 3 months ago
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆22Updated last year
- Tang Mega 138K Pro examples☆70Updated 2 months ago
- ☆18Updated 2 years ago
- ☆46Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆57Updated 11 months ago
- Hardware design with Chisel☆32Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆75Updated last year
- The working draft to split rocket core out from rocket chip☆14Updated last year
- Baremetal softwares for TrivialMIPS platform☆11Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆28Updated 7 years ago
- OpenGL 1.x implementation for FPGAs☆91Updated this week
- YPCB-00338-1P1 Hack☆51Updated 5 months ago
- The 'missing header' for Chisel☆20Updated 3 months ago
- ☆33Updated 3 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year