SuperSodaSea / PlugcatLinks
Plug & Play.
☆33Updated last month
Alternatives and similar repositories for Plugcat
Users that are interested in Plugcat are comparing it to the libraries listed below
Sorting:
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆142Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- 国产VU13P加速卡资料☆73Updated 4 months ago
- ☆46Updated 3 years ago
- DisplayPort IP-core☆71Updated last month
- Various examples for Chisel HDL☆30Updated 3 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆56Updated 2 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- Hardware design with Chisel☆33Updated 2 years ago
- ☆19Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- Tang Mega 138K Pro examples☆73Updated 3 months ago
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆104Updated this week
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆41Updated 5 years ago
- ☆33Updated 3 months ago
- The 'missing header' for Chisel☆20Updated 3 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆58Updated last year
- Remote JTAG server for remote debugging☆40Updated last year
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆32Updated 5 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆80Updated last year
- RV32I by cats☆16Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆38Updated last week
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆43Updated 11 months ago
- ☆18Updated 4 years ago
- Chisel NVMe controller☆21Updated 2 years ago
- ☆33Updated 4 years ago
- chipyard in mill :P☆78Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- A extremely size-optimized RV32I soft processor for FPGA.☆28Updated 7 years ago