Plug & Play.
☆58Jun 26, 2026Updated 3 months ago
Alternatives and similar repositories for Plugcat
Users that are interested in Plugcat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆56Oct 30, 2021Updated 4 years ago
- ☆16Oct 30, 2021Updated 4 years ago
- 国产VU13P加速卡资料☆86Mar 17, 2025Updated last year
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆212Sep 9, 2023Updated 3 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Alibaba Cloud AS02MC04 hack☆77Jul 17, 2026Updated 2 months ago
- Collected resources and getting started with Azure PCIe FPGA device☆53Feb 24, 2025Updated last year
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆41Jun 10, 2026Updated 3 months ago
- ☆18May 24, 2021Updated 5 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆45Nov 14, 2021Updated 4 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆25Apr 12, 2017Updated 9 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆15Jul 5, 2020Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- A Customized ASIC framework for Retro Stuff☆35Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- pcie datalink layer implementation in verilog/systemverilog☆18Sep 10, 2026Updated 2 weeks ago
- OpenGL 1.x implementation for FPGAs☆145Updated this week
- A tiniest ASIC GPU that can render only two texture mapped triangles☆31Jan 2, 2026Updated 8 months ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- LiteX development baseboards arround the SQRL Acorn.☆78Apr 22, 2026Updated 5 months ago
- Linx Instruction Set Architecture☆83Sep 16, 2026Updated last week
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆83Mar 22, 2022Updated 4 years ago
- ☆17Updated this week
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Xilinx Virtual Cable implementation for ESP32☆39Jul 23, 2021Updated 5 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- fpga co-processor for faster SWD programming☆17Sep 16, 2017Updated 9 years ago
- ☆21Jan 13, 2026Updated 8 months ago
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆32Feb 22, 2024Updated 2 years ago
- support code for the Bugblat USB sniffers☆17Jun 8, 2021Updated 5 years ago
- LiteX based M2 SDR/RF FPGA board.☆227Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Loongarch Emulator☆19Mar 14, 2025Updated last year
- 2GHz single-ended active probe design☆45May 6, 2025Updated last year
- Opensource DDR3 Controller☆484Sep 12, 2026Updated 2 weeks ago
- RV32I by cats☆15Sep 4, 2023Updated 3 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 10 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆953Aug 28, 2026Updated 3 weeks ago
- ☆102Jun 29, 2026Updated 2 months ago