Plug & Play.
☆47Mar 15, 2026Updated last month
Alternatives and similar repositories for Plugcat
Users that are interested in Plugcat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Oct 30, 2021Updated 4 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- 国产VU13P加速卡资料☆83Mar 17, 2025Updated last year
- ☆18May 24, 2021Updated 4 years ago
- YPCB-00338-1P1 Hack☆90Jan 1, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆32Feb 10, 2026Updated 2 months ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆43Nov 14, 2021Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆50Updated this week
- Xilinx Virtual Cable implementation for ESP32☆39Jul 23, 2021Updated 4 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14May 1, 2026Updated last week
- 基于k210的2021电赛F题数字识别☆15Dec 4, 2021Updated 4 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- Verilog Repository for GIT☆35May 4, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆29Feb 22, 2024Updated 2 years ago
- Loongarch Emulator☆19Mar 14, 2025Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆53Mar 30, 2026Updated last month
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 4 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Chisel implementation of Neural Processing Unit for System on the Chip☆29Apr 22, 2026Updated 2 weeks ago
- A wonderful graphic library(Littlevgl) in zynq-7020 with an LCD driver☆18Aug 4, 2019Updated 6 years ago
- A DSL for Linear Temporal Logic + Interface with Z3 for solving☆11Mar 12, 2015Updated 11 years ago
- Hogge Phase EMFI Detector☆15Jun 16, 2021Updated 4 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆86Aug 29, 2023Updated 2 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- a simple FPGA xdma demo based Memblaze☆23May 29, 2023Updated 2 years ago
- MPSSE/JTAG impementation for the Raspberry Pi Pico☆12Mar 28, 2025Updated last year
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Xilinx CPLD replacement for the Commodore Amiga Amber custom chip☆14Oct 31, 2025Updated 6 months ago
- Vortex Graphics☆94Oct 2, 2024Updated last year
- ☆55Mar 27, 2022Updated 4 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- Tests on using the PCI->RP1 direct register access to use GPIO pins and other peripherals☆15Feb 18, 2024Updated 2 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆231Sep 14, 2023Updated 2 years ago
- Programming algorithm for ATF22V10C Generic Array Logic chip.☆14Jan 21, 2018Updated 8 years ago