Plug & Play.
☆56Jun 26, 2026Updated last month
Alternatives and similar repositories for Plugcat
Users that are interested in Plugcat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- YPCB-00338-1P1 Hack☆131Jan 1, 2025Updated last year
- ☆56Oct 30, 2021Updated 4 years ago
- ☆16Oct 30, 2021Updated 4 years ago
- 国产VU13P加速卡资料☆86Mar 17, 2025Updated last year
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆207Sep 9, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Alibaba Cloud AS02MC04 hack☆76Jul 17, 2026Updated last month
- Collected resources and getting started with Azure PCIe FPGA device☆53Feb 24, 2025Updated last year
- ☆18May 24, 2021Updated 5 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆43Nov 14, 2021Updated 4 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆25Apr 12, 2017Updated 9 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- pcie datalink layer implementation in verilog/systemverilog☆16May 22, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenGL 1.x implementation for FPGAs☆140Updated this week
- A tiniest ASIC GPU that can render only two texture mapped triangles☆30Jan 2, 2026Updated 7 months ago
- PXView is a GUI program for supporting various instruments from PXLogic, including logic analyzers, oscilloscopes, etc. PXView is based o…☆122Updated this week
- LiteX development baseboards arround the SQRL Acorn.☆76Apr 22, 2026Updated 3 months ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆83Mar 22, 2022Updated 4 years ago
- ☆17Aug 11, 2026Updated last week
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- Xilinx Virtual Cable implementation for ESP32☆39Jul 23, 2021Updated 5 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆52Mar 18, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆20Apr 8, 2026Updated 4 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- ☆19Jan 13, 2026Updated 7 months ago
- Verilog Repository for GIT☆36May 4, 2021Updated 5 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- support code for the Bugblat USB sniffers☆16Jun 8, 2021Updated 5 years ago
- LiteX based M2 SDR/RF FPGA board.☆224Jul 13, 2026Updated last month
- 2GHz single-ended active probe design☆45May 6, 2025Updated last year
- Opensource DDR3 Controller☆472Jun 12, 2026Updated 2 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆891Updated this week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆79Jul 11, 2026Updated last month
- ☆99Jun 29, 2026Updated last month
- Synthesisable SIMT-style RISC-V GPGPU☆57Mar 30, 2026Updated 4 months ago
- Open-source RTL logic simulator with CUDA acceleration☆292Sep 30, 2025Updated 10 months ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago