SuperSodaSea / PlugcatLinks
Plug & Play.
☆46Updated last month
Alternatives and similar repositories for Plugcat
Users that are interested in Plugcat are comparing it to the libraries listed below
Sorting:
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆162Updated 2 years ago
- 国产VU13P加速卡资料☆81Updated 9 months ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆63Updated 3 years ago
- DisplayPort IP-core☆83Updated 3 weeks ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Alibaba Cloud AS02MC04 hack☆29Updated last year
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆45Updated 5 years ago
- ☆51Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆84Updated last year
- IEEE P1735 decryptor for VHDL☆39Updated 10 years ago
- Hardware design with Chisel☆35Updated 2 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆128Updated 7 months ago
- ☆33Updated 9 months ago
- ☆54Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆37Updated last month
- ☆20Updated 2 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Updated 3 years ago
- Tang Mega 138K Pro examples☆94Updated 5 months ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- ☆34Updated 3 years ago
- ☆18Updated 4 years ago
- RV64GC Linux Capable RISC-V Core☆51Updated 2 months ago
- Various examples for Chisel HDL☆30Updated 3 years ago
- ☆64Updated 3 years ago
- YPCB-00338-1P1 Hack☆75Updated last year
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Updated 3 years ago
- VCD viewer☆98Updated 4 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆72Updated last year