jfunston / MultiCacheSim
A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)
☆23Updated 6 years ago
Alternatives and similar repositories for MultiCacheSim:
Users that are interested in MultiCacheSim are comparing it to the libraries listed below
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆34Updated 2 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 11 months ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- ☆18Updated 2 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆31Updated 3 weeks ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- ☆30Updated 4 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 6 months ago
- ☆13Updated 10 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 3 weeks ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆25Updated 10 years ago
- (elastic) cuckoo hashing☆14Updated 4 years ago
- Creating beautiful gem5 simulations☆47Updated 4 years ago
- The Splash-3 benchmark suite☆43Updated last year
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆44Updated last year
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆44Updated 7 months ago
- ☆69Updated 4 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆17Updated 5 years ago
- This is where gem5 based DRAM cache models live.☆15Updated 2 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆35Updated 2 weeks ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆40Updated last month
- A Full-System Simulator for CXL-Based SSD Memory System☆18Updated 3 months ago
- VANS: A validated NVRAM simulator☆27Updated last year
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆17Updated 2 weeks ago
- Clio, ASPLOS'22.☆72Updated 3 years ago
- Simulator or Non-Uniform Cache Architectures☆10Updated 6 years ago