jfunston / MultiCacheSimLinks
A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)
☆23Updated 6 years ago
Alternatives and similar repositories for MultiCacheSim
Users that are interested in MultiCacheSim are comparing it to the libraries listed below
Sorting:
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆20Updated 2 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated last month
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36Updated 3 weeks ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 9 months ago
- VANS: A validated NVRAM simulator☆27Updated last year
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆34Updated last month
- This is where gem5 based DRAM cache models live.☆17Updated 2 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆77Updated 5 years ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- ☆13Updated 10 years ago
- ☆11Updated 3 years ago
- ☆17Updated last month
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 3 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- ☆30Updated 4 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 4 months ago
- ☆17Updated 4 years ago
- Simulator or Non-Uniform Cache Architectures☆10Updated 6 years ago
- ☆26Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- ☆75Updated 4 years ago
- ☆20Updated 5 years ago
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆17Updated 5 years ago