jfunston / MultiCacheSim
A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)
☆23Updated 6 years ago
Alternatives and similar repositories for MultiCacheSim:
Users that are interested in MultiCacheSim are comparing it to the libraries listed below
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 10 months ago
- An FPGA-based full-stack in-storage computing system.☆36Updated 4 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆26Updated 2 months ago
- ☆18Updated 2 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 5 months ago
- ☆29Updated 4 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆34Updated 2 years ago
- This is where gem5 based DRAM cache models live.☆15Updated last year
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆40Updated 3 weeks ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆50Updated 5 years ago
- ☆68Updated 4 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆25Updated 9 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆20Updated 2 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- VANS: A validated NVRAM simulator☆26Updated last year
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆75Updated 5 years ago
- zsim++: an updated and more accurate zsim☆14Updated 6 years ago
- ☆13Updated 9 years ago
- ☆15Updated 4 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆16Updated 3 weeks ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago