jfunston / MultiCacheSim
A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)
☆23Updated 6 years ago
Alternatives and similar repositories for MultiCacheSim:
Users that are interested in MultiCacheSim are comparing it to the libraries listed below
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- ☆13Updated 10 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆30Updated 2 weeks ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 5 months ago
- Simulator or Non-Uniform Cache Architectures☆10Updated 6 years ago
- ☆29Updated 4 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆22Updated last week
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 11 months ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- The Splash-3 benchmark suite☆43Updated last year
- ☆18Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆50Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆17Updated 5 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆76Updated 5 years ago
- (elastic) cuckoo hashing☆14Updated 4 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- This is where gem5 based DRAM cache models live.☆15Updated last year
- gem5 configuration for intel's skylake micro-architecture☆47Updated 3 years ago
- ☆16Updated 4 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆40Updated last month
- Pannotia v0.9 is a suite of OpenCL graph applications☆23Updated 7 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆34Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- ☆68Updated 4 years ago