jfunston / MultiCacheSimLinks
A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)
☆23Updated 7 years ago
Alternatives and similar repositories for MultiCacheSim
Users that are interested in MultiCacheSim are comparing it to the libraries listed below
Sorting:
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆38Updated 2 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated last year
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36Updated 3 months ago
- ☆20Updated 5 years ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆50Updated last week
- This is where gem5 based DRAM cache models live.☆17Updated 2 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆98Updated 10 months ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- gem5 configuration for intel's skylake micro-architecture☆51Updated 3 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆26Updated last month
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 5 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆74Updated last week
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆78Updated 6 years ago
- ☆77Updated 4 years ago
- ☆20Updated 2 years ago
- ☆64Updated 2 years ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆49Updated 7 years ago
- ☆33Updated 5 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆85Updated 6 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- Simulator or Non-Uniform Cache Architectures☆10Updated 7 years ago