jfunston / MultiCacheSimLinks
A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)
☆23Updated 6 years ago
Alternatives and similar repositories for MultiCacheSim
Users that are interested in MultiCacheSim are comparing it to the libraries listed below
Sorting:
- ordspecsim: The Swarm architecture simulator☆25Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆36Updated 2 months ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- ☆20Updated 2 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 9 months ago
- Simulator or Non-Uniform Cache Architectures☆10Updated 6 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 2 months ago
- Clio, ASPLOS'22.☆77Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- ☆13Updated 10 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆77Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 4 years ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆96Updated 7 months ago
- ☆20Updated last month
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 4 years ago
- VANS: A validated NVRAM simulator☆27Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆32Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆56Updated 5 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆53Updated 11 months ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆28Updated last year
- gem5 configuration for intel's skylake micro-architecture☆49Updated 3 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36Updated last month
- The official repository for the gem5 resources sources.☆72Updated last month
- Pin based tool for simulation of rack-scale disaggregated memory systems☆22Updated 4 months ago
- ☆75Updated 4 years ago