jfunston / MultiCacheSim
A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)
☆23Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for MultiCacheSim
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆27Updated 2 months ago
- This is where gem5 based DRAM cache models live.☆14Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆20Updated 3 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 9 years ago
- ☆66Updated 4 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆25Updated 9 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆36Updated last month
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆42Updated 7 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 7 months ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- VANS: A validated NVRAM simulator☆26Updated 11 months ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆34Updated 2 years ago
- An FPGA-based full-stack in-storage computing system.☆36Updated 4 years ago
- ☆29Updated 3 years ago
- Simulator or Non-Uniform Cache Architectures☆10Updated 6 years ago
- ☆15Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆26Updated last year
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆28Updated 3 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- ☆18Updated 2 years ago
- ☆60Updated 3 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆74Updated 5 years ago
- ☆30Updated 4 years ago
- gem5 configuration for intel's skylake micro-architecture☆47Updated 2 years ago
- ☆21Updated last year
- gem5 Tips & Tricks☆63Updated 4 years ago