jfunston / MultiCacheSimLinks
A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)
☆23Updated 6 years ago
Alternatives and similar repositories for MultiCacheSim
Users that are interested in MultiCacheSim are comparing it to the libraries listed below
Sorting:
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36Updated this week
- Simulator or Non-Uniform Cache Architectures☆10Updated 6 years ago
- ☆11Updated 3 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 8 months ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆44Updated 8 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆34Updated 2 weeks ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆56Updated 5 years ago
- ☆20Updated 2 years ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 3 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 3 weeks ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 4 months ago
- ☆91Updated last year
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- ☆74Updated 4 years ago
- ☆25Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- This is where gem5 based DRAM cache models live.☆16Updated 2 years ago
- ☆30Updated 4 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆52Updated 9 months ago
- Clio, ASPLOS'22.☆77Updated 3 years ago
- ☆17Updated 4 years ago
- ☆13Updated 10 years ago
- (elastic) cuckoo hashing☆14Updated 4 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago