A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)
☆23Aug 21, 2018Updated 7 years ago
Alternatives and similar repositories for MultiCacheSim
Users that are interested in MultiCacheSim are comparing it to the libraries listed below
Sorting:
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- ☆22Nov 3, 2025Updated 3 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 3 years ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated last year
- 无需配置特定环境，在 Docker 容器环境中编译 linux-2.6.26，并在宿主机的 qemu 中运行☆13Jul 16, 2024Updated last year
- Introduction to homotopy type theory (reading course), LP2 2023, offered via DAT235/DIT577: Research-oriented course in Computer Science …☆14Apr 17, 2024Updated last year
- gem5 相关中文笔记☆17Dec 2, 2021Updated 4 years ago
- Tracker for books I've read. Looking for suggestion and inspirational for others. :)☆11Feb 11, 2026Updated 2 weeks ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- PA + Labs for Operating Systems 2019 course in NJU taught by JYY.☆12Aug 6, 2019Updated 6 years ago
- Simulator or Non-Uniform Cache Architectures☆10Aug 27, 2018Updated 7 years ago
- Sphinx is a fast in-memory key-value store, compatible with Memcached.☆33Sep 2, 2019Updated 6 years ago
- ☆16May 20, 2019Updated 6 years ago
- ☆16Mar 18, 2025Updated 11 months ago
- 重庆大学计算机组成原理、硬件综合设计实验材料。☆17Jan 11, 2023Updated 3 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Apr 4, 2024Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated last month
- QuardStar Tutorial is all you need !☆17Sep 11, 2024Updated last year
- Chisel NVMe controller☆25Nov 24, 2022Updated 3 years ago
- NUDT 高级计算机网络实验：基于UDP的可靠传输☆18Jan 8, 2024Updated 2 years ago
- Compiler development environment.☆21Feb 16, 2026Updated last week
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- A user-level tool for extracting SSD internal properties☆20Apr 8, 2023Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- Simple UVM environment for experimenting with Verilator.☆28Feb 18, 2026Updated last week
- RISC-V SST CPU Component☆24Jan 23, 2026Updated last month
- Common scripts to build BiscuitOS☆19Nov 10, 2024Updated last year
- ordspecsim: The Swarm architecture simulator☆24Feb 15, 2023Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- ☆29Jan 26, 2021Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- MIT6.175 & MIT6.375 Study Notes☆47Apr 21, 2023Updated 2 years ago