jfunston / MultiCacheSim
A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)
☆23Updated 6 years ago
Alternatives and similar repositories for MultiCacheSim:
Users that are interested in MultiCacheSim are comparing it to the libraries listed below
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 7 months ago
- Examples of DPU programs using the UPMEM DPU SDK☆43Updated 3 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated this week
- ☆20Updated 2 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆32Updated this week
- The Splash-3 benchmark suite☆44Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- This is where gem5 based DRAM cache models live.☆16Updated 2 years ago
- ☆72Updated 4 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆35Updated 2 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- ☆25Updated last year
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- ☆18Updated 5 years ago
- ☆9Updated 3 years ago
- gem5 Tips & Tricks☆68Updated 5 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- (elastic) cuckoo hashing☆14Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- ☆16Updated 4 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 5 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆44Updated 7 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- ☆91Updated last year