cyjseagull / gem5-nvmain-hybrid-simulatorLinks
gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system
☆79Updated 6 years ago
Alternatives and similar repositories for gem5-nvmain-hybrid-simulator
Users that are interested in gem5-nvmain-hybrid-simulator are comparing it to the libraries listed below
Sorting:
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆62Updated 8 years ago
- ☆73Updated 2 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆90Updated 6 years ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 4 years ago
- ☆31Updated 4 years ago
- VANS: A validated NVRAM simulator☆27Updated last year
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆50Updated last year
- HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …☆51Updated 3 years ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation☆98Updated this week
- ☆29Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆36Updated last year
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 8 years ago
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆174Updated last week
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆54Updated 4 years ago
- ☆111Updated 2 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆21Updated 9 years ago
- ☆20Updated 2 years ago
- Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019☆45Updated 3 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 8 months ago
- CXL Memory Resource Kit top-level repository☆58Updated 2 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆48Updated 8 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆32Updated 10 months ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆26Updated 10 years ago
- The Artifact Evaluation Version of SOSP Paper #19☆51Updated last year
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- ☆13Updated 6 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆47Updated 3 years ago