cyjseagull / gem5-nvmain-hybrid-simulatorLinks
gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system
☆77Updated 5 years ago
Alternatives and similar repositories for gem5-nvmain-hybrid-simulator
Users that are interested in gem5-nvmain-hybrid-simulator are comparing it to the libraries listed below
Sorting:
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆62Updated 7 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆48Updated last year
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆81Updated 5 years ago
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆55Updated 4 years ago
- VANS: A validated NVRAM simulator☆27Updated last year
- ☆26Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆34Updated 10 months ago
- ☆71Updated 2 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆26Updated 5 months ago
- Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019☆44Updated 2 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆44Updated 8 years ago
- This is where gem5 based DRAM cache models live.☆16Updated 2 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆18Updated 9 years ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆22Updated last year
- HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …☆50Updated 3 years ago
- This repository contains an extended version of SMCSim (originally by Erfan Azarkhish), used for near-data-processing research by Jiwon C…☆14Updated 4 years ago
- ☆30Updated 4 years ago
- USIMM: the Utah SImulated Memory Module☆22Updated 10 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 4 months ago
- ☆104Updated last year
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆34Updated 3 weeks ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆73Updated 2 months ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- ☆23Updated 7 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆52Updated 9 months ago
- ☆20Updated 2 years ago