cyjseagull / gem5-nvmain-hybrid-simulatorLinks
gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system
☆79Updated 6 years ago
Alternatives and similar repositories for gem5-nvmain-hybrid-simulator
Users that are interested in gem5-nvmain-hybrid-simulator are comparing it to the libraries listed below
Sorting:
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆50Updated last year
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆62Updated 8 years ago
- ☆75Updated 2 years ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 5 years ago
- ☆31Updated 4 years ago
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆54Updated 4 years ago
- VANS: A validated NVRAM simulator☆26Updated last year
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 8 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆90Updated 6 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆36Updated last year
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation☆104Updated 3 weeks ago
- ☆29Updated 2 years ago
- HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …☆51Updated 3 years ago
- ☆110Updated 2 years ago
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆178Updated this week
- Clio, ASPLOS'22.☆78Updated 3 years ago
- Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019☆45Updated 3 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆21Updated 9 years ago
- ☆20Updated 3 years ago
- Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems☆16Updated 4 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆28Updated 10 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆48Updated 8 years ago
- CXL Memory Resource Kit top-level repository☆59Updated 3 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆42Updated last month
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆48Updated 3 years ago
- This repository contains an extended version of SMCSim (originally by Erfan Azarkhish), used for near-data-processing research by Jiwon C…☆14Updated 4 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆33Updated 10 months ago
- Simulation infrastructure and validation of Cori☆13Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆59Updated last year
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆32Updated 3 years ago