cyjseagull / gem5-nvmain-hybrid-simulator
gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system
☆74Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for gem5-nvmain-hybrid-simulator
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆26Updated 4 months ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆78Updated 5 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆35Updated 8 months ago
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆60Updated 7 years ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆27Updated last week
- ☆62Updated last year
- VANS: A validated NVRAM simulator☆26Updated 11 months ago
- An FPGA-based full-stack in-storage computing system.☆36Updated 4 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆17Updated 8 years ago
- ☆29Updated 3 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- ☆87Updated last year
- HSCC is implemented with zsim-nvmain hybrid simulator, it has achieved the following functions: (1) Memory management simulations (such a…☆53Updated 3 years ago
- ☆21Updated last year
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆42Updated 7 years ago
- Clio, ASPLOS'22.☆72Updated 2 years ago
- A place to store the CXL simulator☆126Updated 4 months ago
- This is where gem5 based DRAM cache models live.☆14Updated last year
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 9 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆28Updated 3 months ago
- Source code for the software implementation of Sibyl proposed in our ISCA 2022 paper: Gagandeep Singh et. al., "Sibyl: Adaptive and Exten…☆32Updated last year
- HME a hybrid memory emulator for studying the performance and energy characteristics of upcoming NVM technologies. HME exploits features …☆49Updated 2 years ago
- Exploring the Design Space of Page Management for Multi-Tiered Memory Systems (USENIX ATC '21)☆43Updated 2 years ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 2 years ago
- CXL Memory Resource Kit top-level repository☆41Updated 2 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 2 years ago
- SmartSSD related benchmarks and toy applications☆7Updated last year
- Source code for NVAlloc-ASPLOS'22☆30Updated 2 years ago