Alternatives and similar repositories for Graphite

Users that are interested in Graphite are comparing it to the libraries listed below

• fpgasystems / doppiodb
  doppioDB - A hardware accelerated database
  ☆50Updated 8 years ago
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆65Updated 2 years ago
• masc-ucsc / esesc
  ESESC: A Fast Multicore Simulator
  ☆140Updated 2 months ago
• efeslab / lapidary
  Creating beautiful gem5 simulations
  ☆49Updated 4 years ago
• graphbig / graphBIG
  A Comprehensive Benchmark Suite for Graph Computing
  ☆70Updated 6 years ago
• mattsinc / heterosync
  HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs
  ☆30Updated last year
• UCLA-VAST / blaze
  Blaze runtime system that support efficient accelerator integration for big data.
  ☆24Updated 8 years ago
• stanford-mast / zsim
  A fast and scalable x86-64 multicore simulator
  ☆31Updated 4 years ago
• PrincetonUniversity / primesim
  A parallel and distributed simulator for thousand-core chips
  ☆27Updated 7 years ago
• jfunston / MultiCacheSim
  A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)
  ☆23Updated 7 years ago
• sstsimulator / sst-elements
  SST Architectural Simulation Components and Libraries
  ☆110Updated 2 weeks ago
• PrincetonUniversity / accelerator-wall
  Repository for the tools and non-commercial data used for the "Accelerator wall" paper.
  ☆52Updated 6 years ago
• SamAinsworth / reproduce-cgo2017-paper
  Artifact Evaluation Reproduction for "Software Prefetching for Indirect Memory Accesses", CGO 2017, using CK.
  ☆43Updated 4 years ago
• mazalves / sinuca
  Simulator or Non-Uniform Cache Architectures
  ☆10Updated 7 years ago
• masabahmad / CRONO
  A Shared Memory Multithreaded Graph Benchmark Suite for Multicores
  ☆36Updated 7 months ago
• fpgasystems / caribou
  Caribou: Distributed Smart Storage built with FPGAs
  ☆68Updated 7 years ago
• afborchert / pointer-chasing
  Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations
  ☆85Updated 2 years ago
• RRZE-HPC / pycachesim
  Python Cache Hierarchy Simulator
  ☆101Updated 5 months ago
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆120Updated 11 years ago
• s-kanev / XIOSim
  A detailed michroarchitectural x86 simulator
  ☆62Updated 8 years ago
• Multi2Sim / multi2sim
  Multi2Sim source code
  ☆134Updated 6 years ago
• ccelio / Speckle
  A wrapper for the SPEC CPU2006 benchmark suite.
  ☆91Updated 4 years ago
• kozyraki / phoenix
  an API and runtime environment for data processing with MapReduce for shared-memory multi-core & multiprocessor systems.
  ☆95Updated last year
• uwsampa / accept
  an approximate compiler
  ☆38Updated 5 years ago
• acsl-technion / spin
  ☆46Updated 8 years ago
• umd-memsys / DRAMSim2
  DRAMSim2: A cycle accurate DRAM simulator
  ☆294Updated 5 years ago
• efeslab / optimus-hypervisor
  ☆20Updated 4 years ago
• aakahlow / gem5Valid_Haswell
  ☆21Updated 5 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆35Updated 3 years ago
• CMU-SAFARI / SMASH
  SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…
  ☆17Updated 5 years ago