A parallel, distributed simulator for multicores.
☆185Nov 19, 2015Updated 10 years ago
Alternatives and similar repositories for Graphite
Users that are interested in Graphite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated 2 years ago
- A heterogeneous architecture timing model simulator.☆179Mar 22, 2026Updated 3 months ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆295Nov 11, 2020Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆18Jan 23, 2020Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 4 months ago
- SST Architectural Simulation Components and Libraries☆124Jun 22, 2026Updated last week
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆225Aug 8, 2020Updated 5 years ago
- A simulation platform for managed applications based on Maxine VM and ZSim☆28Jun 19, 2017Updated 9 years ago
- It is a public repository used for analyzing gem5 source code.☆20Jul 26, 2017Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 6 years ago
- ☆20Nov 14, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Code for paper "Design Principles for Sparse Matrix Multiplication on the GPU" accepted to Euro-Par 2018☆73Oct 5, 2020Updated 5 years ago
- ☆14Jul 14, 2015Updated 10 years ago
- ☆111Oct 19, 2018Updated 7 years ago
- an approximate compiler☆38May 14, 2020Updated 6 years ago
- ☆11Jul 1, 2025Updated last year
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- ESESC: A Fast Multicore Simulator☆140Nov 5, 2025Updated 7 months ago
- OpenGraph is an open-source graph processing benchmarking suite written in pure C/OpenMP.☆14Apr 27, 2024Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆394Nov 27, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated 2 years ago
- Netrace: a network packet trace reader☆15Jun 16, 2014Updated 12 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆555Jun 25, 2024Updated 2 years ago
- Cilk application benchmark programs☆11Aug 20, 2022Updated 3 years ago
- A survey on architectural simulators focused on CPU caches.☆16Feb 8, 2020Updated 6 years ago
- McPAT modeling framework☆13Oct 18, 2014Updated 11 years ago
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 4 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Network on Chip Simulator☆325Jun 9, 2026Updated 3 weeks ago
- ☆24Apr 20, 2024Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆190Jan 17, 2024Updated 2 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48May 21, 2022Updated 4 years ago
- GARDENIA: Graph Analytics Repository for Designing Efficient Next-generation Accelerators☆34Apr 3, 2022Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago