RRZE-HPC / pycachesim
Python Cache Hierarchy Simulator
☆85Updated 10 months ago
Related projects: ⓘ
- SST Architectural Simulation Components and Libraries☆89Updated 2 weeks ago
- Creating beautiful gem5 simulations☆44Updated 3 years ago
- Memory System Microbenchmarks☆60Updated last year
- gem5 configuration for intel's skylake micro-architecture☆44Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆30Updated 3 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆65Updated 4 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆95Updated last year
- The Splash-3 benchmark suite☆40Updated last year
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆126Updated last week
- ☆21Updated last month
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆65Updated last week
- ☆83Updated 7 months ago
- Fast and accurate DRAM power and energy estimation tool☆118Updated 2 weeks ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆75Updated last year
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆71Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆113Updated 4 years ago
- The Sniper Multi-Core Simulator☆95Updated last month
- Examples of DPU programs using the UPMEM DPU SDK☆35Updated 3 months ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆72Updated 10 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 3 years ago
- Hopscotch: A benchmark suite for memory performance evaluation☆15Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆45Updated 4 years ago
- gem5 Tips & Tricks☆62Updated 4 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆130Updated 4 months ago
- CGRA Compilation Framework☆77Updated last year
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆144Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆81Updated last month
- ☆58Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆35Updated 5 years ago