Alternatives and similar repositories for nscscc2018

Users that are interested in nscscc2018 are comparing it to the libraries listed below

• oscourse-tsinghua / cpu-testcase

  View on GitHub
  Test cases for MIPS CPU implementation
  ☆12Dec 26, 2019Updated 6 years ago
• RickyTino / MangoMIPS32

  View on GitHub
  A softcore microprocessor of MIPS32 architecture.
  ☆40Jun 28, 2024Updated last year
• z4yx / supervisor-mips32

  View on GitHub
  计算机组成原理课程32位监控程序
  ☆50Jun 2, 2020Updated 5 years ago
• z4yx / ucore-thumips

  View on GitHub
  uCore MIPS32 porting
  ☆18Dec 16, 2019Updated 6 years ago
• xyongcn / LoongsonCsprj2017

  View on GitHub
  Computer System Project for Loongson FPGA Board in 2017
  ☆54Jun 3, 2018Updated 7 years ago
• yu-yake2002 / ysyx-docker

  View on GitHub
  A docker image for One Student One Chip's debug exam
  ☆10Sep 22, 2023Updated 2 years ago
• OpenIC-SIG / HDLBits-Chinese-gitbook

  View on GitHub
  ☆11Nov 24, 2020Updated 5 years ago
• char-fish-after-lunch / SystemOnCat

  View on GitHub
  An SoC with multiple RISC-V IMA processors.
  ☆19Aug 1, 2018Updated 7 years ago
• aaronshappell / tage-predictor

  View on GitHub
  SystemVerilog implemention of the TAGE branch predictor
  ☆13May 26, 2021Updated 4 years ago
• HeliosXCore / HeliosXCore

  View on GitHub
  HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.
  ☆10Mar 8, 2024Updated last year
• cyyself / CDIM-SoC

  View on GitHub
  SoC for CQU Dual Issue Machine
  ☆12Sep 20, 2022Updated 3 years ago
• cocodery / SysYCompiler

  View on GitHub
  a compiler for CSC-Compiler-2022
  ☆13Aug 22, 2022Updated 3 years ago
• liang-aquarius / ca_model

  View on GitHub
  A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…
  ☆17Sep 5, 2019Updated 6 years ago
• rstar900 / Dual-Core-RISC-V-Processor

  View on GitHub
  A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.
  ☆14Aug 7, 2022Updated 3 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual

  View on GitHub
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆26Dec 16, 2018Updated 7 years ago
• lcy-seso / DLFrameworkTest

  View on GitHub
  My tests and experiments with some popular dl frameworks.
  ☆17Sep 11, 2025Updated 5 months ago
• pleasewhy / startos

  View on GitHub
  rewrite subset of linux 2.6 by OOP, C++ advanced topics
  ☆10Jul 22, 2021Updated 4 years ago
• name1e5s / Sirius

  View on GitHub
  Asymmetric dual issue in-order microprocessor.
  ☆33Aug 27, 2019Updated 6 years ago
• Maxpicca-Li / CDIM

  View on GitHub
  CQU Dual Issue Machine
  ☆38Jun 23, 2024Updated last year
• Jeremy2001-chen / OS-RISCV

  View on GitHub
  A small RISC-V kernel coding by C, tested on sifive unmatched board.
  ☆16Aug 20, 2022Updated 3 years ago
• agile-hw / labs

  View on GitHub
  Lab assignments for the Agile Hardware Design course
  ☆18Nov 14, 2025Updated 3 months ago
• loongson-education / nscscc-wiki

  View on GitHub
  NSCSCC 信息整合
  ☆251Feb 23, 2021Updated 4 years ago
• ustb-owl / Uranus

  View on GitHub
  Uranus MIPS processor by MaxXing & USTB NSCSCC team
  ☆38Dec 14, 2019Updated 6 years ago
• Relaxed-System-Lab / HKUST-COMP6211J-2025fall

  View on GitHub
  ☆23Nov 27, 2025Updated 2 months ago
• HITSZ-CDP / cdp-tests

  View on GitHub
  《计算机设计与实践》测试框架
  ☆17Jun 28, 2022Updated 3 years ago
• thu-cs-lab / Digital-Design-Docs

  View on GitHub
  Documentation for Digital Design course
  ☆20Jun 10, 2025Updated 8 months ago
• nvdla / tlm2c

  View on GitHub
  Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…
  ☆19Aug 13, 2018Updated 7 years ago
• rustsbi / rustsbi-tutorial

  View on GitHub
  rustsbi 开发教程
  ☆42Mar 6, 2023Updated 2 years ago
• OpenXiangShan / XSAI

  View on GitHub
  A fork of Xiangshan for AI
  ☆36Feb 6, 2026Updated last week
• zlagpacan / LOROF

  View on GitHub
  Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU
  ☆15Feb 8, 2026Updated last week
• rhit-neuro / deca

  View on GitHub
  ☆22Oct 24, 2020Updated 5 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020

  View on GitHub
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆50Dec 11, 2023Updated 2 years ago
• truecrab / VSCode_Extension_Verilog

  View on GitHub
  VSCode extension for enhancing verilog
  ☆25Apr 27, 2024Updated last year
• AIC2021 / AIC2021_TPU_Template

  View on GitHub
  Template for project1 TPU
  ☆23May 1, 2021Updated 4 years ago
• jinhachung / tptpu-sim

  View on GitHub
  A Toy-Purpose TPU Simulator
  ☆21Jun 7, 2024Updated last year
• thu-cs-lab / JieLabs-Web

  View on GitHub
  Backend & Frontend for JieLabs
  ☆22Mar 3, 2023Updated 2 years ago
• TheRainstorm / CO_ext_lab-CQU

  View on GitHub
  重庆大学计组（硬综）拓展实验；
  ☆21Nov 25, 2020Updated 5 years ago
• FDUCSLG / ICS-2021Spring-FDU

  View on GitHub
  Introduction to Computer Systems (II), Spring 2021
  ☆52Jul 3, 2021Updated 4 years ago
• lvyufeng / uie_mindspore

  View on GitHub
  ☆12Mar 21, 2024Updated last year