cnyangkun / nscscc2018
nscscc2018
☆26Updated 6 years ago
Alternatives and similar repositories for nscscc2018:
Users that are interested in nscscc2018 are comparing it to the libraries listed below
- National Student Computer System Capability Challenge☆9Updated 6 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 8 months ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆60Updated 3 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- ☆34Updated 5 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆47Updated 4 months ago
- CQU Dual Issue Machine☆35Updated 9 months ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆38Updated last year
- ☆32Updated this week
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆34Updated 3 years ago
- 我的一生一芯项目☆16Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆26Updated 5 years ago
- ☆17Updated 3 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Updated 7 years ago
- 第六届龙芯杯混元形意太极门战队作品☆17Updated 2 years ago
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- SoC for CQU Dual Issue Machine☆12Updated 2 years ago
- Documentation for Digital Design course☆19Updated 2 weeks ago
- ☆63Updated last month
- riscv32i-cpu☆18Updated 4 years ago
- Hardware design with Chisel☆31Updated 2 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- Run Rocket Chip on VCU128☆29Updated 3 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- ☆12Updated 2 years ago