cnyangkun / nscscc2018
nscscc2018
☆26Updated 6 years ago
Alternatives and similar repositories for nscscc2018:
Users that are interested in nscscc2018 are comparing it to the libraries listed below
- A softcore microprocessor of MIPS32 architecture.☆39Updated 8 months ago
- National Student Computer System Capability Challenge☆9Updated 6 years ago
- ☆32Updated 3 weeks ago
- CQU Dual Issue Machine☆35Updated 8 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 6 years ago
- ☆34Updated 5 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆57Updated 3 years ago
- Run Rocket Chip on VCU128☆29Updated 3 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆17Updated 2 years ago
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- SoC for CQU Dual Issue Machine☆12Updated 2 years ago
- ☆22Updated last year
- Implements kernels with RISC-V Vector☆22Updated last year
- Hardware design with Chisel☆31Updated 2 years ago
- riscv32i-cpu☆19Updated 4 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆47Updated 4 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- BOOM's Simulation Accelerator.☆13Updated 3 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆26Updated 5 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆39Updated 6 years ago
- ☆63Updated last month
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 7 months ago
- 我的一生一芯项目☆16Updated 3 years ago