dilawar / sescLinks
Unofficial clone of SESC. Builds with modern C++ compilers.
☆18Updated 3 years ago
Alternatives and similar repositories for sesc
Users that are interested in sesc are comparing it to the libraries listed below
Sorting:
- Networking Template Library for Vivado HLS☆29Updated 5 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- gem5 simulator with a gpgpu+graphics GPU model☆61Updated 5 years ago
- ESESC: A Fast Multicore Simulator☆140Updated last month
- A repository for SystemC Learning examples☆72Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Brief SystemC getting started tutorial☆95Updated 6 years ago
- A Parallel Simulation Framework For Multicore Systems☆10Updated 8 years ago
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago
- Example code for Modern SystemC using Modern C++☆68Updated 3 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆62Updated 11 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- A C++ Hardware Description Language and Toolchain☆23Updated 2 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆17Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- A Tiny Processor Core☆114Updated 5 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- Virtual Platform for NVDLA☆159Updated 7 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- Netrace: a network packet trace reader☆13Updated 11 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11Updated 3 years ago
- Contains all labs for EECS 251B for spring 2022☆12Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Archives of SystemC from The Ground Up Book Exercises☆33Updated 3 years ago