dilawar / sesc
Unofficial clone of SESC. Builds with modern C++ compilers.
☆18Updated 3 years ago
Alternatives and similar repositories for sesc
Users that are interested in sesc are comparing it to the libraries listed below
Sorting:
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- gem5 simulator with a gpgpu+graphics GPU model☆56Updated 4 years ago
- ESESC: A Fast Multicore Simulator☆137Updated 3 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 3 weeks ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Parallel Array of Simple Cores. Multicore processor.☆97Updated 5 years ago
- SmartNIC☆14Updated 6 years ago
- Brief SystemC getting started tutorial☆88Updated 6 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last month
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆14Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆35Updated 4 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆66Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated this week
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Tutorial Material from the SST Team☆19Updated last year
- Example code for Modern SystemC using Modern C++☆62Updated 2 years ago
- ☆91Updated last year
- ☆87Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- ☆61Updated 7 years ago