dilawar / sesc
Unofficial clone of SESC. Builds with modern C++ compilers.
☆17Updated 3 years ago
Alternatives and similar repositories for sesc:
Users that are interested in sesc are comparing it to the libraries listed below
- ESESC: A Fast Multicore Simulator☆135Updated 3 years ago
- gem5 simulator with a gpgpu+graphics GPU model☆54Updated 4 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆94Updated 5 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- A flexible event-driven cycle-accurate network simulator☆25Updated 5 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆130Updated last year
- BookSim 1.0☆22Updated 10 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- A parallel and distributed simulator for thousand-core chips☆24Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Netrace: a network packet trace reader☆13Updated 10 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- A Benchmark Suite for Heterogeneous System Computation☆53Updated 3 weeks ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆179Updated 4 years ago
- ☆85Updated 2 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- Tutorial Material from the SST Team☆19Updated 10 months ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆75Updated 2 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆25Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Fast and accurate DRAM power and energy estimation tool☆150Updated this week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of variou…☆19Updated 8 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- A home for Genesis2 sources.☆41Updated 3 weeks ago
- USIMM: the Utah SImulated Memory Module☆22Updated 10 years ago