dilawar / sescLinks
Unofficial clone of SESC. Builds with modern C++ compilers.
☆18Updated 3 years ago
Alternatives and similar repositories for sesc
Users that are interested in sesc are comparing it to the libraries listed below
Sorting:
- gem5 simulator with a gpgpu+graphics GPU model☆56Updated 4 years ago
- ESESC: A Fast Multicore Simulator☆137Updated 3 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Example code for Modern SystemC using Modern C++☆63Updated 2 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- McPAT modeling framework☆12Updated 10 years ago
- ☆91Updated last year
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- Netrace: a network packet trace reader☆13Updated 10 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A Toy-Purpose TPU Simulator☆18Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆186Updated 4 years ago
- Fast and accurate DRAM power and energy estimation tool☆163Updated 2 weeks ago
- A Parallel Simulation Framework For Multicore Systems☆10Updated 8 years ago
- Gem5 with PCI Express integrated.☆18Updated 6 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 6 years ago
- ☆61Updated 8 years ago
- ☆30Updated 2 months ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆25Updated 2 years ago
- Architect's workbench☆10Updated 9 years ago
- A C version of Branch Predictor Simulator☆18Updated 10 months ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆13Updated 2 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆33Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆33Updated last month