Unofficial clone of SESC. Builds with modern C++ compilers.
☆18Jan 17, 2022Updated 4 years ago
Alternatives and similar repositories for sesc
Users that are interested in sesc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- ESESC: A Fast Multicore Simulator☆140Nov 5, 2025Updated 4 months ago
- AFU framework for streaming applications with CAPI.☆13Mar 5, 2018Updated 8 years ago
- espresso logic minimizer (https://embedded.eecs.berkeley.edu/pubs/downloads/espresso/index.htm)☆17Oct 29, 2022Updated 3 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- ☆14Oct 11, 2024Updated last year
- ☆12Jan 13, 2023Updated 3 years ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 6 years ago
- VLSI placement and routing tool☆15Dec 20, 2025Updated 3 months ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆12Feb 22, 2018Updated 8 years ago
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 9 years ago
- iccad contest 2022 problem B☆16Sep 4, 2022Updated 3 years ago
- Graphics buffer bridge for Maru OS.☆10Nov 21, 2020Updated 5 years ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆12Feb 17, 2023Updated 3 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- A list of our chiplet simulaters☆48Jun 22, 2025Updated 9 months ago
- ZOSVRG-BlackBox-Adv☆13Oct 30, 2018Updated 7 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 4 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆12Jan 28, 2019Updated 7 years ago
- UCSD CSE240A Project: Branch Predictor☆11Jul 24, 2017Updated 8 years ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- a QEMU + gem5 co-simulation framework for AMD MI300X GPU research.☆33Updated this week
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆14Nov 20, 2022Updated 3 years ago
- HNoCS: Modular Open-Source Simulator for Heterogeneous NoCs.☆12Dec 12, 2022Updated 3 years ago
- Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures☆21Jan 29, 2026Updated last month
- ☆12Jul 2, 2024Updated last year
- ☆12Aug 8, 2024Updated last year
- ANSI Escape Sequence Parser☆10Apr 2, 2012Updated 13 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆75Jul 25, 2025Updated 8 months ago
- Automatically exported from code.google.com/p/tpzsimul☆12Jul 7, 2015Updated 10 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Mar 26, 2024Updated last year
- Is the GIL seeing someone else? How's about repetitively calling and seeing how long it takes to answer?☆16Jan 7, 2026Updated 2 months ago
- Simulator or Non-Uniform Cache Architectures☆10Aug 27, 2018Updated 7 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- A survey on architectural simulators focused on CPU caches.☆16Feb 8, 2020Updated 6 years ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆22Sep 28, 2024Updated last year
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago