GOOD-Stuff / srio_test
Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)
☆17Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for srio_test
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆35Updated 7 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆45Updated 2 years ago
- ☆28Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- 视频旋转(2019FPGA大赛)☆29Updated 4 years ago
- Gigabit Ethernet UDP communication driver☆71Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆39Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆44Updated 2 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆19Updated last year
- ☆34Updated 9 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- fpga i2c slave verilog hdl rtl☆11Updated 8 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆32Updated 7 years ago
- An AXI DDR3 SDRAM controller for FPGA☆23Updated 10 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆38Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆81Updated 7 years ago
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆18Updated 8 months ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆20Updated 7 years ago
- Must-have verilog systemverilog modules☆25Updated 2 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆17Updated 11 months ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆23Updated 3 years ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆54Updated 2 years ago
- ARM中通过APB总线连接的UART模块☆59Updated 4 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago