Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)
☆20Nov 10, 2017Updated 8 years ago
Alternatives and similar repositories for srio_test
Users that are interested in srio_test are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Examples of TI-C6678 DSP☆16Jul 6, 2019Updated 7 years ago
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 10 years ago
- 🚀Way to learn KCF's principle and implement it in TI's C6678 DSP. 😃☆16Jan 23, 2019Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Writing my own Verilog code for the book <Advanced Chip Design Practical Examples in Verilog>☆10May 4, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆12Apr 3, 2017Updated 9 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- This project demonstrates how Low Density Parity Check (LDPC) Code and Multiple Input Multiple Output (MIMO) can be employed in Vehicular…☆16Jan 24, 2022Updated 4 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions☆26Jul 7, 2018Updated 8 years ago
- ☆12May 18, 2020Updated 6 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- 香橙派5（rk3588）部署yolov8 + easyocr + pyqt5的芯片字符识别系统（Chip character recognition system deploying YOLOv8 + EasyOCR + PyQt5 on Orange Pi 5 (RK35…☆12Jul 5, 2025Updated last year
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆31Dec 17, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DLL2SO Toolkit - Vector OS is a utility designed to convert .DLL (Dynamic Link Library) files into .SO (Shared Object) files, optimized f…☆12Apr 25, 2025Updated last year
- ☆12Jun 24, 2023Updated 3 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆63Jun 23, 2021Updated 5 years ago
- 常用Verilog模块☆22Mar 3, 2020Updated 6 years ago
- Basic bootloader build for various k3 platforms with upstream components.☆11Mar 31, 2026Updated 7 months ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- kcf tracker of FPGA Accelerate☆10Jul 20, 2017Updated 9 years ago
- ☆10Jul 29, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FPGA implementation of Real-time Ethernet communication using RMII Interface☆14Sep 18, 2014Updated 12 years ago
- WhatsApp API☆14Sep 3, 2026Updated 2 months ago
- yolov5行人检测，rk3588,rknlite2部署☆12Aug 6, 2023Updated 3 years ago
- Small projects and experiments with the BeagleBone AI-64 platform (mostly written in Go).☆11Dec 28, 2025Updated 10 months ago
- Gstreamer based Edge AI reference application☆14Nov 20, 2023Updated 2 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆25Nov 8, 2019Updated 6 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Tutorial on how to run object detection on fpga☆11Jul 14, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An arduino air management system to control an air suspension in a car.☆10Aug 24, 2019Updated 7 years ago
- This is an easy project to learn Multi-core DSP☆71Apr 27, 2017Updated 9 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- Source code for Open Context (http://opencontext.org)☆18Oct 28, 2015Updated 11 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆78Jun 2, 2024Updated 2 years ago
- 基于RK3588的边缘预警项目（C++）。 采用Yolov7算法，通过读取输入视频源（RTSP、USB摄像头等），经过自创轻量级目标跟踪算法去重检测，将告警信息实时通过HTTP接口推送，同时将视频源进行转发并利用RTMP协议推送。☆17Apr 28, 2024Updated 2 years ago