GOOD-Stuff / srio_testLinks
Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)
☆18Updated 7 years ago
Alternatives and similar repositories for srio_test
Users that are interested in srio_test are comparing it to the libraries listed below
Sorting:
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆57Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated last month
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆36Updated 7 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆27Updated 4 years ago
- FPGA☆126Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆61Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- ☆141Updated 10 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- This is use FPGA of Xilinx ZYNQ-7000 ZC702☆17Updated 8 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆75Updated 3 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 6 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- image processing based FPGA☆116Updated 4 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 10 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆41Updated last year
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆23Updated 5 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆36Updated 3 years ago