JESD204 Eye Scan Visualization Utility
☆19Jun 24, 2026Updated 3 weeks ago
Alternatives and similar repositories for jesd-eye-scan-gtk
Users that are interested in jesd-eye-scan-gtk are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- JESD204B core for Migen/MiSoC☆37May 5, 2021Updated 5 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 8 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- TMDS encoding tools☆18Jan 11, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 7 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 7 years ago
- 指纹解锁在23 的时候,官方就已经给出了api ,但是由于Android市场复杂,无法形成统一,硬件由不同的厂商开发,导致相同版本的软件系统,搭载的硬件千变万化,导致由的机型不支持指纹识别,但是,这也挡不住指纹识别在接下来的时间中进入Android市场的趋势,因为它相比较…☆11Sep 4, 2018Updated 7 years ago
- Collection of exsample showing the usage of PySpice and how to move beyond the limts of SPICE with python☆28May 8, 2018Updated 8 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 8 years ago
- Demo SoC for SiliconCompiler.☆64Jul 2, 2026Updated 2 weeks ago
- Implementation of BPSK QPSK ASK and FSK☆16Aug 7, 2020Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- Paul Layzell's Evolvable Motherboard☆13Sep 14, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- Parse hardware design information to generate project specific machine configuration☆19Jul 8, 2026Updated last week
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- Subnets to be routed with Wireguard to make Discord work☆17Mar 27, 2022Updated 4 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Layouts designed in the Angular Material. The Angular Material project is an implementation of Material Design in Angular.js.☆12Jan 18, 2016Updated 10 years ago
- Device Overview, Testing and DIY project on Reyax RYUW122 UWB Transceiver Module☆15Mar 6, 2024Updated 2 years ago
- 使用 Pluto SDR 实现简单的通信协议。☆16Jan 30, 2018Updated 8 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15Nov 28, 2020Updated 5 years ago
- An Arduino Library for handling tactile switches...or anything else.☆15Feb 22, 2022Updated 4 years ago
- Wishbone to AXI bridge (VHDL)☆50Aug 29, 2019Updated 6 years ago
- Programs a Spartan 6 FPGA over JTAG using an FTDI USB chip.☆16Jul 27, 2019Updated 6 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- Xilinx Virtual Cable server for FT2232H (targeted for ARM SBCs)☆21Mar 7, 2022Updated 4 years ago
- C rewrite of a minimal Python JPEG decoder☆12Jan 2, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Latest KiCad installed inside a docker container from ppa:js-reynaud/ppa-kicad☆10Mar 23, 2015Updated 11 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Network Tap based on the ZedBoard and Ethernet FMC☆15Jul 7, 2026Updated last week
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 6 years ago
- iDEA FPGA Soft Processor☆17Jun 9, 2016Updated 10 years ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago