pbing / USBLinks
FPGA USB 1.1 Low-Speed Implementation
☆34Updated 6 years ago
Alternatives and similar repositories for USB
Users that are interested in USB are comparing it to the libraries listed below
Sorting:
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆89Updated 6 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Miscellaneous ULX3S examples (advanced)☆78Updated 3 weeks ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆92Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- A wishbone controlled scope for FPGA's☆82Updated last year
- ☆41Updated 5 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆147Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- Nitro USB FPGA core☆87Updated last year
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- ☆134Updated 7 months ago
- USB Serial on the TinyFPGA BX☆137Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- Source code to accompany https://timetoexplore.net☆63Updated 4 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 9 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago