pbing / USB
FPGA USB 1.1 Low-Speed Implementation
☆33Updated 6 years ago
Alternatives and similar repositories for USB:
Users that are interested in USB are comparing it to the libraries listed below
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Wishbone interconnect utilities☆38Updated 8 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆86Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- ☆44Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- USB Full Speed PHY☆39Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆78Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆75Updated last week
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 9 months ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆67Updated 2 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆86Updated 5 years ago
- A wishbone controlled scope for FPGA's☆74Updated last year
- Change part number or package in a Xilinx 7-series FPGA bitstream☆37Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆72Updated 9 months ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆49Updated 2 weeks ago
- Small footprint and configurable SPI core☆40Updated 3 weeks ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- FPGA board-level debugging and reverse-engineering tool☆33Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year