pbing / USB
FPGA USB 1.1 Low-Speed Implementation
☆33Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for USB
- Wishbone interconnect utilities☆37Updated 5 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆76Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆86Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- USB Full Speed PHY☆39Updated 4 years ago
- Nitro USB FPGA core☆83Updated 8 months ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆30Updated 2 months ago
- ☆43Updated last year
- Generic Logic Interfacing Project☆44Updated 4 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆69Updated 7 months ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆36Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 3 years ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- Wishbone controlled I2C controllers☆44Updated last week
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 8 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆94Updated last year
- Featherweight RISC-V implementation☆52Updated 2 years ago