codeshaa / 16-bit-HDLC-using-VHDLLinks
High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.
☆29Updated 8 years ago
Alternatives and similar repositories for 16-bit-HDLC-using-VHDL
Users that are interested in 16-bit-HDLC-using-VHDL are comparing it to the libraries listed below
Sorting:
- PulseRain FP51 MCU, with peripherals☆15Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- USB capture IP☆22Updated 5 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- ULPI Link Wrapper (USB Phy Interface)☆30Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 3 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆43Updated 2 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆25Updated 3 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- ☆18Updated 5 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 8 months ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆26Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- A simple PDM microphone interface on FPGA☆12Updated 3 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- Simple mono FM Radio.☆49Updated 9 years ago
- Use Raspberry Pi as a wireless Xilinx JTAG 'cable'. Note: This is a portable, tested, maintained clone of https://github.com/strongleg/xv…☆42Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- ☆20Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated 2 weeks ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year