codeshaa / 16-bit-HDLC-using-VHDLLinks
High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.
☆29Updated 8 years ago
Alternatives and similar repositories for 16-bit-HDLC-using-VHDL
Users that are interested in 16-bit-HDLC-using-VHDL are comparing it to the libraries listed below
Sorting:
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- PulseRain FP51 MCU, with peripherals☆15Updated 7 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- Sata 2 Host Controller for FPGA implementation☆17Updated 7 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- USB serial device (CDC-ACM)☆39Updated 5 years ago
- USB capture IP☆21Updated 5 years ago
- Digital FM Radio Receiver for FPGA☆61Updated 9 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- turbo 8051☆29Updated 7 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- UART To SPI☆17Updated 10 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- IEEE-488 (GP-IB, HP-IB) synthesizable core in VHDL☆19Updated 9 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A simple PDM microphone interface on FPGA☆12Updated 3 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago