codeshaa / 16-bit-HDLC-using-VHDL
High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.
☆28Updated 8 years ago
Alternatives and similar repositories for 16-bit-HDLC-using-VHDL
Users that are interested in 16-bit-HDLC-using-VHDL are comparing it to the libraries listed below
Sorting:
- ULPI Link Wrapper (USB Phy Interface)☆26Updated 5 years ago
- USB capture IP☆21Updated 4 years ago
- Verilog Repository for GIT☆32Updated 4 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- ☆17Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆19Updated 3 months ago
- USB-PD-3.1-Verilog☆14Updated last year
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 2 years ago
- PulseRain FP51 MCU, with peripherals☆14Updated 7 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 7 years ago
- USB 1.1 PHY☆11Updated 10 years ago
- Harmon Instruments FIFO to PCI Express interface☆11Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- A simple PDM microphone interface on FPGA☆12Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 5 months ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Updated 11 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago