codeshaa / 16-bit-HDLC-using-VHDLLinks
High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.
☆29Updated 9 years ago
Alternatives and similar repositories for 16-bit-HDLC-using-VHDL
Users that are interested in 16-bit-HDLC-using-VHDL are comparing it to the libraries listed below
Sorting:
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆14Updated 7 years ago
- UART to AXI Stream interface written in VHDL☆18Updated 3 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- PulseRain FP51 MCU, with peripherals☆17Updated 7 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- USB capture IP☆25Updated 5 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 6 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33Updated 5 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 12 years ago
- ULPI Link Wrapper (USB Phy Interface)☆34Updated 5 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Digital FM Radio Receiver for FPGA☆64Updated 10 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- Repository containing the DSP gateware cores☆14Updated this week
- Quickly update a bitstream with new RAM contents☆16Updated 4 years ago
- USB serial device (CDC-ACM)☆44Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- ☆18Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Collection of projects for various FPGA development boards☆47Updated last year
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆21Updated last year
- Use Raspberry Pi as a wireless Xilinx JTAG 'cable'. Note: This is a portable, tested, maintained clone of https://github.com/strongleg/xv…☆46Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- MMC (and derivative standards) host controller☆25Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆28Updated 3 weeks ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Updated last year