codeshaa / 16-bit-HDLC-using-VHDL
High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.
☆28Updated 8 years ago
Alternatives and similar repositories for 16-bit-HDLC-using-VHDL:
Users that are interested in 16-bit-HDLC-using-VHDL are comparing it to the libraries listed below
- Verilog Repository for GIT☆32Updated 3 years ago
- USB capture IP☆21Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- JESD204b modules in VHDL☆29Updated 6 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- turbo 8051☆29Updated 7 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 7 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- ☆17Updated 4 years ago
- Sata 2 Host Controller for FPGA implementation☆14Updated 7 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 4 months ago
- SPI ELF bootloader for Xilinx Microblaze processors☆22Updated 7 years ago
- UART To SPI☆17Updated 10 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- The implementation of AD9371 on KC705☆20Updated 5 years ago
- PulseRain FP51 MCU, with peripherals☆14Updated 7 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Harmon Instruments FIFO to PCI Express interface☆11Updated 4 years ago