ghaziiii / Digital-predistortionLinks
This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for Digital Upconverter, Fir filter, Asynchronous FIFO, Polynomial multiplication...
☆18Updated 3 years ago
Alternatives and similar repositories for Digital-predistortion
Users that are interested in Digital-predistortion are comparing it to the libraries listed below
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆79Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆58Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆41Updated 8 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆73Updated 2 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Updated 2 weeks ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Updated 5 years ago
- Verilog实现OFDM基带☆45Updated 9 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆50Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆89Updated last year
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Updated 8 years ago
- Python productivity for RFSoC platforms☆85Updated 2 months ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- DVB-S2 LDPC Decoder☆29Updated 11 years ago
- Verilog based BCH encoder/decoder☆131Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆62Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated last year
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago