PrincetonUniversity / accelerator-wall
Repository for the tools and non-commercial data used for the "Accelerator wall" paper.
☆49Updated 6 years ago
Alternatives and similar repositories for accelerator-wall:
Users that are interested in accelerator-wall are comparing it to the libraries listed below
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆67Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- EQueue Dialect☆40Updated 3 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- MAERI public release☆31Updated 3 years ago
- ☆90Updated last year
- MAESTRO binary release☆22Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆61Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- Fast and accurate DRAM power and energy estimation tool☆147Updated this week
- ☆23Updated 4 years ago
- CGRA Compilation Framework☆82Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆174Updated last year
- gem5 Tips & Tricks☆66Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- ☆25Updated 3 years ago
- ☆86Updated 11 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago