PrincetonUniversity / accelerator-wallLinks
Repository for the tools and non-commercial data used for the "Accelerator wall" paper.
☆51Updated 6 years ago
Alternatives and similar repositories for accelerator-wall
Users that are interested in accelerator-wall are comparing it to the libraries listed below
Sorting:
- A pre-RTL, power-performance model for fixed-function accelerators☆178Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Fast and accurate DRAM power and energy estimation tool☆173Updated last week
- ☆92Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- MAERI public release☆31Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- MAESTRO binary release☆22Updated 5 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆83Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- gem5 repository to study chiplet-based systems☆79Updated 6 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆112Updated 2 years ago
- SST Architectural Simulation Components and Libraries☆97Updated last week
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated last year
- CGRA Compilation Framework☆86Updated 2 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- ☆24Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- ☆25Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆74Updated 11 months ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆25Updated 2 years ago