PrincetonUniversity / accelerator-wall
Repository for the tools and non-commercial data used for the "Accelerator wall" paper.
☆49Updated 6 years ago
Alternatives and similar repositories for accelerator-wall:
Users that are interested in accelerator-wall are comparing it to the libraries listed below
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆70Updated 5 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- ☆23Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- CGRA Compilation Framework☆83Updated last year
- ☆91Updated last year
- MAERI public release☆31Updated 3 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆174Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- ☆57Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆46Updated 6 years ago
- MAESTRO binary release☆22Updated 5 years ago
- ☆56Updated this week
- gem5 repository to study chiplet-based systems☆72Updated 5 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Fast and accurate DRAM power and energy estimation tool☆154Updated this week
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆108Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 4 years ago