PrincetonUniversity / accelerator-wall
Repository for the tools and non-commercial data used for the "Accelerator wall" paper.
☆47Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for accelerator-wall
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- EQueue Dialect☆39Updated 2 years ago
- ☆84Updated 9 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- A DSL for Systolic Arrays☆78Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆43Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- MAERI public release☆31Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆57Updated last year
- ☆23Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- MAESTRO binary release☆22Updated 5 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆12Updated 5 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- ☆25Updated 3 years ago
- CGRA Compilation Framework☆81Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- Heterogeneous simulator for DECADES Project☆29Updated 5 months ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆76Updated last year
- gem5 repository to study chiplet-based systems☆66Updated 5 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆169Updated 4 years ago
- gem5 Tips & Tricks☆63Updated 4 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆81Updated last month