PrincetonUniversity / accelerator-wall
Repository for the tools and non-commercial data used for the "Accelerator wall" paper.
☆49Updated 6 years ago
Alternatives and similar repositories for accelerator-wall:
Users that are interested in accelerator-wall are comparing it to the libraries listed below
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 5 years ago
- EQueue Dialect☆40Updated 3 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- CGRA Compilation Framework☆83Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆91Updated last year
- MAERI public release☆31Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 10 months ago
- MAESTRO binary release☆22Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆157Updated this week
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- ☆57Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆55Updated 5 years ago
- ☆23Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- ☆58Updated this week
- ☆25Updated 3 years ago
- gem5 repository to study chiplet-based systems☆72Updated 6 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- gem5 Tips & Tricks☆68Updated 5 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆81Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆184Updated 4 years ago